Analog Devices Inc. AD5241BRZ1M
- Part No.:
- AD5241BRZ1M
- Manufacturer:
- Analog Devices Inc.
- Category:
- Digital Potentiometers
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
AD5241BRZ1M.pdf
- Description:
- IC DGTL POT 1MOHM 256TAP 14SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:12,170
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD5241BRZ1M from Analog Devices is a single-channel, I²C-compatible 256-position digital potentiometer with 1 MΩ end-to-end resistance, 30 ppm/°C temperature coefficient, and operation from 2.7 V to 5.5 V single supply or ±2.7 V dual supply. It functions as an electronically programmable rheostat or voltage divider in precision gain/offset adjustment circuits for instrumentation and audio signal conditioning.
For engineers reviewing the AD5241BRZ1M datasheet, AD5241BRZ1M pinout, AD5241BRZ1M application, or AD5241BRZ1M equivalent, key selection criteria include its guaranteed midscale power-on reset, shutdown capability via SHDN pin or I²C command, dual programmable logic outputs (O1/O2), and verified 1 MΩ resistance tolerance of ±50% at 25°C.
Technical Context
The AD5241BRZ1M implements a thin-film resistor ladder with 256 discrete tap points and a low-impedance CMOS wiper switch (60–120 Ω). Its I²C interface supports standard-mode (400 kHz) communication with address bits AD0/AD1 enabling up to four devices on one bus.
It operates in two primary modes: rheostat (A–W or B–W) and potentiometer divider (A–W–B), where output voltage accuracy relies on resistor ratio matching-yielding only 5 ppm/°C tempco in divider mode versus 30 ppm/°C in rheostat mode.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 8-bit (256 positions): enables precise 0.39% step resolution across full scale in 1 MΩ configuration. |
| Nominal Resistance | 1 MΩ ±50% at 25°C: defines maximum end-to-end resistance range; impacts current handling (≤0.5 mA per terminal in TSSOP-14). |
| Tempco (Rheostat) | 30 ppm/°C: ensures stable resistance over −40°C to +105°C; critical for uncalibrated analog front-ends. |
| Tempco (Divider) | 5 ppm/°C: achieved via ratiometric operation; supports high-stability voltage scaling without external calibration. |
| Supply Range | 2.7 V to 5.5 V single or ±2.7 V dual: allows direct interfacing with 3.3 V/5 V microcontrollers and bipolar op-amp stages. |
| Wiper Resistance | 60–120 Ω: contributes fixed offset in low-code settings; limits minimum RWB to 60 Ω at code 0x00. |
| I²C Clock Frequency | Up to 400 kHz: supports fast reconfiguration in real-time control loops without bus contention. |
Pinout & Package
AD5241BRZ1M is housed in a 14-lead SOIC package (body width 3.9 mm, JEDEC MS-012AC), RoHS-compliant and rated for −40°C to +105°C operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (A1) | Resistor Terminal A | High-side end of 1 MΩ resistor ladder; connects to input voltage or reference in divider mode. |
| 2 (W1) | Wiper Terminal | Digitally selectable tap point; delivers programmable resistance (RWB or RWA) or intermediate voltage (VW). |
| 3 (B1) | Resistor Terminal B | Low-side end of ladder; tied to ground or negative rail; forms reference node in potentiometer mode. |
| 4 (VDD) | Positive Supply | Primary power input (2.7–5.5 V); powers internal logic, I²C interface, and wiper switch drivers. |
| 5 (SHDN) | Shutdown Control | Active-low input; forces W1→B1 short and A1 open-circuit, reducing supply current to ≤0.1 µA. |
| 6 (SCL) | I²C Clock Input | Drives synchronous serial interface timing; requires external pull-up to VDD. |
| 7 (SDA) | I²C Data I/O | Open-drain bidirectional line; supports readback of RDAC register and multi-device addressing. |
| 8 (AD0) | Address Bit 0 | Hardware-configurable LSB of 7-bit I²C address; sets device address along with AD1 (pin 9). |
| 9 (AD1) | Address Bit 1 | Hardware-configurable MSB of address bits; enables up to four AD5241BRZ1M units on shared I²C bus. |
| 10 (DGND) | Digital Ground | Common return for I²C logic and internal digital circuitry; must be star-connected to minimize noise coupling. |
| 11 (VSS) | Negative Supply | Optional −2.7 V rail for bipolar operation; enables ac-coupled or dual-rail analog signal routing. |
| 12 (O2) | Programmable Logic Output | CMOS-level output (VOH ≥ 4 V, VOL ≤ 0.4 V @ 1.6 mA sink); independently controlled via I²C instruction byte. |
| 13 (NC) | No Connect | Internally unconnected; must remain floating or grounded per PCB layout best practices. |
| 14 (O1) | Programmable Logic Output | Second independent logic output; defaults to logic low at power-on; usable for LED drive or analog switch enable. |
Key Features
| Feature | Design Value |
|---|---|
| Midscale Power-On Reset | Automatically initializes wiper to code 0x80 (50% position) at power-up-ensures known startup state without host initialization. |
| Self-Contained Shutdown | SHDN pin or I²C SD bit disconnects A1 and shorts W1→B1, reducing current draw to ≤0.1 µA while preserving register contents. |
| Dual Programmable Logic Outputs | O1 and O2 provide 40 µA source / 1.6 mA sink capability-eliminates need for external GPIO expanders in compact designs. |
| Ratiometric Divider Stability | 5 ppm/°C output voltage drift in A–W–B mode-enables precision voltage scaling in sensor biasing and DAC reference circuits. |
| Extended Temperature Range | Specified from −40°C to +105°C-supports deployment in industrial motor drives, automotive cabin electronics, and outdoor instrumentation. |
Applications
| Audio Volume Control | Instrumentation Gain Adjustment |
|---|---|
Use Scenario: Replacing mechanical potentiometers in professional audio mixers to digitally set channel attenuation without physical wear or contact noise. IC Role / Device Role / Timing Role: Acts as a 1 MΩ I²C-controlled rheostat between op-amp feedback path and ground, adjusting closed-loop gain in real time. Use Value: Eliminates manual calibration drift and provides repeatable, noise-free gain steps with 0.39% resolution across 256 levels. |
Use Scenario: Calibrating gain in precision data acquisition front-ends where sensor output spans multiple decades. IC Role / Device Role / Timing Role: Configured as a potentiometer divider to set reference voltage for programmable-gain instrumentation amplifiers (PGIAs). Use Value: Achieves 5 ppm/°C output stability-reducing system-level calibration frequency and enabling unattended long-term measurements. |
| Line Impedance Matching | Programmable Voltage-to-Current Conversion |
Use Scenario: Dynamically matching termination impedance in legacy telecom line cards supporting multiple DSL standards. IC Role / Device Role / Timing Role: Used as a 1 MΩ rheostat in series with transmission line to adjust effective characteristic impedance under software control. Use Value: Enables field-upgradable line profiles without hardware changes-critical for multi-standard interoperability and service provisioning. |
Use Scenario: Generating precise bias currents for laser diodes or photodiode transimpedance amplifiers in optical modules. IC Role / Device Role / Timing Role: Functions as a programmable shunt resistor in a Howland current source topology, setting IOUT = VIN / RWB. Use Value: Delivers 0.39% current resolution with <2 µs settling time-supporting fast modulation schemes and closed-loop optical power control. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5241BRZ10 | Same architecture and pinout, but 10 kΩ nominal resistance (±30% tolerance) and higher bandwidth (650 kHz @ 10 kΩ). | Better suited for high-speed gain control in video or RF bias networks where lower resistance minimizes RC delay. | Select AD5241BRZ10 when signal path bandwidth >100 kHz is required and 10 kΩ impedance matches system design. |
| MAX5487ETE+T | 256-tap, 100 kΩ digital potentiometer with SPI interface, 20 ppm/°C tempco, and no dual logic outputs. | Lacks O1/O2 pins and I²C compatibility; requires SPI master and additional level-shifting for mixed-voltage systems. | Choose MAX5487ETE+T only if existing design uses SPI infrastructure and does not require auxiliary logic outputs or I²C bus sharing. |
Compared with AD5241BRZ1M, AD5241BRZ10 offers superior speed and tighter resistance tolerance but lacks the high-impedance flexibility needed for low-current biasing; MAX5487ETE+T trades interface convenience and feature integration for marginally better tempco, requiring redesign of control firmware and PCB routing.
Availability
AD5241BRZ1M is available at Aetrix Electronics and suitable for instrumentation calibration, audio signal conditioning, and programmable biasing requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for AD5241BRZ1M includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, communications, automotive, and healthcare markets since 1965.
The AD5241/AD5242 family was designed specifically for replacing mechanical potentiometers in automated calibration, programmable gain control, and precision voltage division-emphasizing reliability, temperature stability, and digital configurability in harsh environments.
FAQ
What is the maximum operating voltage across terminals A, B, and W of the AD5241BRZ1M?
The AD5241BRZ1M supports voltage ranges from VSS to VDD across all resistor terminals (A, B, W). With VDD = 5.5 V and VSS = 0 V, the maximum differential voltage is 5.5 V. When using dual supplies (e.g., VDD = +2.7 V, VSS = −2.7 V), the absolute voltage at any terminal must stay within −2.7 V to +2.7 V relative to ground. Exceeding these limits risks permanent damage per Absolute Maximum Ratings table.
Does the AD5241BRZ1M retain its wiper setting during shutdown?
Yes, the AD5241BRZ1M retains its programmed wiper position during shutdown-whether activated via the SHDN pin (active-low) or the SD bit in the I²C instruction byte. The internal RDAC register contents remain unchanged, and the wiper returns immediately to the stored position upon exit from shutdown, ensuring deterministic behavior after power cycling or low-power sleep states.
Can the AD5241BRZ1M operate with a 3.3 V microcontroller I²C bus?
Yes, the AD5241BRZ1M fully supports 3.3 V I²C operation: its SDA and SCL inputs accept VIH ≥ 2.1 V and VIL ≤ 0.6 V at VDD = 3 V, and its open-drain outputs are compatible with 3.3 V pull-ups. No level-shifting is required when interfacing with 3.3 V controllers, though AD0/AD1 pins must be biased to valid logic levels referenced to the same VDD.
What is the minimum wiper resistance of the AD5241BRZ1M, and how does it affect zero-scale operation?
The AD5241BRZ1M has a wiper resistance (RW) of 60–120 Ω. At code 0x00, RWB = 60 Ω (minimum), meaning the lowest achievable resistance between W1 and B1 is 60 Ω-not zero. This must be accounted for in current-sensing or low-impedance shunt applications; exceeding 20 mA through this path risks degradation of the internal switch contact.
How many AD5241BRZ1M devices can share the same I²C bus?
Up to four AD5241BRZ1M devices can coexist on a single I²C bus using unique addresses set by combinations of AD0 and AD1 pins (00, 01, 10, 11). Each device responds only to its assigned 7-bit address (0x2C–0x2F), enabling independent read/write access without software arbitration or hardware modification.
AD5241BRZ1M Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 1
- Number of Taps:
- 256
- Resistance (Ohms):
- 1M
- Interface:
- I2C
- Memory Type:
- Volatile
- Voltage - Supply:
- 2.7V ~ 5.5V, ±2.3V ~ 2.7V
- Features:
- Selectable Address
- Tolerance:
- -30%, +50%
- Temperature Coefficient (Typ):
- 30ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 14-SOIC
- Operating Temperature:
- -40°C ~ 105°C
- Resistance - Wiper (Ohms) (Typ):
- 60
AD5241BRZ1M FAQ
1.How can I place an order for AD5241BRZ1M through Aetrix?
Please submit a Request for Quotation (RFQ) for AD5241BRZ1M on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD5241BRZ1M reliable?
The price and inventory of AD5241BRZ1M are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD5241BRZ1M is usually 5 days.
3.What payment methods are accepted for AD5241BRZ1M?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD5241BRZ1M transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD5241BRZ1M?
AD5241BRZ1M orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD5241BRZ1M order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD5241BRZ1M?
For technical support, including AD5241BRZ1M datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD5241BRZ1M requirements.
6.How does Aetrix verify that AD5241BRZ1M is sourced from the original manufacturer or authorized distributors?
All AD5241BRZ1M products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD5241BRZ1M meets industry standards.
7.What is the process for return or replacement of AD5241BRZ1M?
All AD5241BRZ1M units undergo pre-shipment inspection (PSI). If there is an issue with AD5241BRZ1M, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD5241BRZ1M part is unused and in its original packaging.
Return procedure for AD5241BRZ1M:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD5241BRZ1M Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

