Analog Devices Inc. AD5245BRJZ50-R2
- Part No.:
- AD5245BRJZ50-R2
- Manufacturer:
- Analog Devices Inc.
- Category:
- Digital Potentiometers
- Package:
- SOT-23-8
- Datasheet:
-
AD5245BRJZ50-R2.pdf
- Description:
- IC DGT POT 50KOHM 256TAP SOT23-8
- Quantity:
- Payment:

- Shipping:

Inventory:410
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD5245BRJZ50-R2 from Analog Devices is a 256-position I²C-compatible digital potentiometer with 50 kΩ end-to-end resistance, SOT-23-8 package (2.9 mm × 3 mm), ±0.25 LSB integral nonlinearity, 45 ppm/°C resistance tempco, and operates from 2.7 V to 5.5 V - used for precision LCD VCOM adjustment and RF amplifier biasing in automotive and industrial systems.
For engineers reviewing the AD5245BRJZ50-R2 datasheet, AD5245BRJZ50-R2 pinout, AD5245BRJZ50-R2 application, or AD5245BRJZ50-R2 equivalent, key selection criteria include I²C address flexibility via AD0, midscale power-on preset, shutdown mode (<1 µA), and guaranteed monotonicity in both rheostat and potentiometer modes.
Technical Context
The AD5245BRJZ50-R2 implements a thin-film resistor ladder with CMOS switch matrix controlled by an 8-bit wiper register, supporting both rheostat (A–W or B–W) and potentiometer divider (A–W–B) configurations. Its I²C interface uses standard-mode timing (400 kHz max) with programmable slave address via AD0 pin.
Internal power-on circuitry forces wiper to code 0x80 (midscale) at VDD ramp-up; shutdown mode opens Terminal A and shorts W to B, preserving register contents. Temperature drift is minimized via ratio-based operation in divider mode (15 ppm/°C voltage tempco) versus absolute-resistance mode (45 ppm/°C).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| End-to-end resistance | 50 kΩ - defines maximum adjustable resistance range in rheostat mode and sets voltage division ratio scaling in potentiometer mode. |
| Resolution | 256 positions (8-bit) - enables 0.39% step resolution for fine analog tuning in sensor calibration and gain control. |
| Resistance tempco | 45 ppm/°C - ensures stable resistance over –40°C to +125°C, critical for automotive cabin electronics and industrial transducers. |
| Voltage divider tempco | 15 ppm/°C - reflects ratio-matched tracking of internal resistors, enabling high-accuracy voltage setting independent of absolute resistance drift. |
| Supply current | 8 µA typical - supports always-on biasing in battery-powered devices (e.g., portable medical sensors) without significant drain. |
| Shutdown current | 1 µA max - reduces system standby power when potentiometer function is temporarily inactive (e.g., display sleep mode). |
| I²C clock frequency | 400 kHz - compatible with standard-mode I²C controllers in microcontrollers and SoCs without requiring high-speed mode support. |
| Wiper resistance | 50 Ω to 120 Ω - contributes fixed offset in low-code rheostat settings; must be accounted for in precision zero-scale applications. |
Pinout & Package
AD5245BRJZ50-R2 is housed in a compact 8-lead SOT-23-8 package (2.9 mm × 3 mm), optimized for space-constrained PCB layouts in portable and automotive modules.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| W | Wiper terminal | Output node for variable resistance (A–W or B–W) or voltage divider tap (A–W–B); voltage bounded by GND ≤ VW ≤ VDD. |
| VDD | Positive supply | Power rail (2.7 V to 5.5 V) that also defines absolute voltage compliance for A/B/W terminals via internal ESD clamps. |
| GND | Digital ground | Reference for logic inputs and I²C bus; must be connected before applying signals to A/B/W to prevent unintended VDD powering via ESD diodes. |
| SCL | I²C clock input | Positive-edge-triggered serial clock; requires external pull-up resistor; supports up to 400 kHz standard-mode operation. |
| SDA | I²C data I/O | Open-drain bidirectional data line; requires external pull-up resistor; acknowledges write/read commands per I²C protocol. |
| AD0 | Address decode bit | Configures LSB of 7-bit I²C slave address (0x2C or 0x2D), enabling two AD5245 devices on same bus without address conflict. |
| B | Resistor terminal B | Low-side connection point; tied to GND in many potentiometer configurations; voltage bounded by GND ≤ VB ≤ VDD. |
| A | Resistor terminal A | High-side connection point; tied to VDD or signal source; voltage bounded by GND ≤ VA ≤ VDD; opened during shutdown mode. |
Key Features
| Feature | Design Value |
|---|---|
| Midscale power-on preset | Wiper automatically initializes to code 0x80 at power-up, eliminating need for host MCU initialization sequence in fault-tolerant systems. |
| Two-device I²C addressing | AD0 pin allows dual AD5245BRJZ50-R2 units on one I²C bus (addresses 0x2C/0x2D), reducing GPIO count in multi-channel calibration designs. |
| Shutdown mode | Logic-high SD bit opens Terminal A and shorts W to B, achieving near-zero output impedance in rheostat mode while retaining register state. |
| Monotonic operation | Guaranteed ±1 LSB DNL across full 256-step range ensures predictable, glitch-free resistance transitions in closed-loop control loops. |
| Low-voltage compatibility | Operates down to 2.7 V with full functionality, enabling direct integration into 3.3 V and mixed-voltage industrial control boards. |
| ESD robustness | HBM rating of 1500 V and FICDM rating of 1500 V protect against handling damage in automated assembly and field service environments. |
Applications
| LCD Panel VCOM Adjustment | RF Amplifier Biasing |
|---|---|
Use Scenario: Fine-tuning common-mode voltage on TFT-LCD source driver outputs to minimize image flicker and improve gamma uniformity across temperature. IC Role / Device Role / Timing Role: Digitally programmable DC voltage divider between VDD and GND, with wiper (W) feeding VCOM buffer input. Use Value: Enables factory calibration and field software updates of VCOM without mechanical trimmers; 15 ppm/°C voltage tempco maintains display stability over –40°C to +85°C operating range. | Use Scenario: Setting precise gate bias voltage for GaAs pHEMT or SiGe HBT RF power amplifiers in cellular base station front-ends. IC Role / Device Role / Timing Role: Rheostat-mode current source (A–W–GND) or voltage divider (A–W–B) generating stable bias point independent of supply ripple. Use Value: Replaces manual potentiometers subject to vibration-induced drift; 45 ppm/°C resistance tempco ensures PA gain flatness across environmental stress testing. |
| Automotive Cabin Sensor Calibration | Industrial Transducer Offset Trim |
Use Scenario: Compensating zero-point drift in MEMS pressure or temperature sensors mounted in vehicle dashboards exposed to wide thermal cycling. IC Role / Device Role / Timing Role: Potentiometer divider injecting calibrated offset into sensor signal path prior to ADC input. Use Value: Supports OTA firmware updates to recalibrate sensors post-deployment; guaranteed monotonicity prevents output jumps during correction sweeps. | Use Scenario: Nulling output offset in strain-gauge bridge amplifiers used in load cells and industrial weighing systems. IC Role / Device Role / Timing Role: Rheostat-mode (B–W) in feedback path of instrumentation amplifier to adjust loop gain and null DC error. Use Value: Achieves <±0.1% full-scale offset correction accuracy; low 8 µA supply current allows continuous biasing during system sleep states. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX5487ETE+T | 50 kΩ, SPI interface, 10-bit (1024-step) resolution, TDFN-8 package, 2.7–5.5 V supply. | Requires SPI controller instead of I²C; higher resolution suits ultra-fine gain trimming but increases firmware complexity. | Select when higher resolution and SPI-native host architecture outweigh I²C convenience. |
| MCP41050-I/P | 50 kΩ, SPI interface, 8-bit (256-step), PDIP-8 package, 2.7–5.5 V supply, includes volatile wiper latch only. | No AD0 address pin; through-hole PDIP limits high-density layouts; identical resolution and voltage range. | Choose for legacy through-hole designs or where SPI is already dominant on board. |
Compared with MAX5487ETE+T and MCP41050-I/P, AD5245BRJZ50-R2 offers I²C address flexibility (AD0), smaller SOT-23 footprint, and guaranteed monotonicity - making it optimal for space-constrained, multi-device I²C systems requiring deterministic analog tuning behavior.
Availability
AD5245BRJZ50-R2 is available at Aetrix Electronics and suitable for LCD panel VCOM adjustment, RF amplifier biasing, and automotive sensor calibration requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for AD5245BRJZ50-R2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets since 1965.
The AD5245 product line delivers compact, low-power digital potentiometers for replacing mechanical trimmers in precision analog signal conditioning - targeting applications where reliability, temperature stability, and I²C configurability are critical.
FAQ
What is the power-on behavior of the AD5245BRJZ50-R2?
The AD5245BRJZ50-R2 features an internal power-on reset circuit that automatically sets the wiper to midscale (code 0x80) upon VDD ramp-up. This eliminates the need for host MCU initialization and ensures predictable startup in safety-critical systems. The AD5245BRJZ50-R2 maintains this state until the first I²C command is received, and the behavior is guaranteed across –40°C to +125°C.
Can multiple AD5245BRJZ50-R2 devices share the same I²C bus?
Yes - the AD5245BRJZ50-R2 includes an AD0 pin that selects between I²C slave addresses 0x2C and 0x2D, allowing two devices on a single I²C bus without address collision. No additional hardware or level-shifting is required. This capability is confirmed in the AD5245BRJZ50-R2 datasheet Rev. C, Table 10 and Figure 44.
What is the maximum voltage allowed at terminals A, B, or W of the AD5245BRJZ50-R2?
The AD5245BRJZ50-R2 specifies that VA, VB, and VW must remain within GND ≤ V ≤ VDD per Absolute Maximum Ratings (Table 4). Voltages exceeding this range forward-bias internal ESD protection diodes, potentially powering VDD unintentionally. Therefore, the AD5245BRJZ50-R2 must be powered (VDD/GND established) before applying any signal to A/B/W terminals.
Does the AD5245BRJZ50-R2 retain its wiper setting after power loss?
No - the AD5245BRJZ50-R2 is a volatile digital potentiometer with no EEPROM or nonvolatile memory. Upon power cycle, it resets to midscale (0x80) regardless of prior setting. For nonvolatile storage, external MCU firmware must reprogram the AD5245BRJZ50-R2 after each power-up using its I²C interface.
How does shutdown mode affect the AD5245BRJZ50-R2's terminal connections?
In shutdown mode (SD bit = 1), the AD5245BRJZ50-R2 opens Terminal A and shorts W to B, resulting in ~0 Ω resistance between W and B in rheostat mode or 0 V output in potentiometer mode. Crucially, the wiper register contents are preserved, so exiting shutdown restores the prior resistance setting without host intervention.
AD5245BRJZ50-R2 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- SOT-23-8
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 1
- Number of Taps:
- 256
- Resistance (Ohms):
- 50k
- Interface:
- I2C
- Memory Type:
- Volatile
- Voltage - Supply:
- 2.7V ~ 5.5V
- Features:
- Selectable Address
- Tolerance:
- ±30%
- Temperature Coefficient (Typ):
- 45ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- SOT-23-8
- Operating Temperature:
- -40°C ~ 125°C
- Resistance - Wiper (Ohms) (Typ):
- 50
AD5245BRJZ50-R2 FAQ
1.How can I place an order for AD5245BRJZ50-R2 through Aetrix?
Please submit a Request for Quotation (RFQ) for AD5245BRJZ50-R2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD5245BRJZ50-R2 reliable?
The price and inventory of AD5245BRJZ50-R2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD5245BRJZ50-R2 is usually 5 days.
3.What payment methods are accepted for AD5245BRJZ50-R2?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD5245BRJZ50-R2 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD5245BRJZ50-R2?
AD5245BRJZ50-R2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD5245BRJZ50-R2 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD5245BRJZ50-R2?
For technical support, including AD5245BRJZ50-R2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD5245BRJZ50-R2 requirements.
6.How does Aetrix verify that AD5245BRJZ50-R2 is sourced from the original manufacturer or authorized distributors?
All AD5245BRJZ50-R2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD5245BRJZ50-R2 meets industry standards.
7.What is the process for return or replacement of AD5245BRJZ50-R2?
All AD5245BRJZ50-R2 units undergo pre-shipment inspection (PSI). If there is an issue with AD5245BRJZ50-R2, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD5245BRJZ50-R2 part is unused and in its original packaging.
Return procedure for AD5245BRJZ50-R2:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD5245BRJZ50-R2 Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

