Analog Devices Inc. AD5259BRMZ100-R7
- Part No.:
- AD5259BRMZ100-R7
- Manufacturer:
- Analog Devices Inc.
- Category:
- Digital Potentiometers
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
AD5259BRMZ100-R7.pdf
- Description:
- IC DGT POT 100KOHM 256TAP 10MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:7,137
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD5259BRMZ100-R7 from Analog Devices is a nonvolatile, I²C-compatible 256-position digital potentiometer in a compact MSOP-10 package with 100 kΩ end-to-end resistance, 0.1% stored resistance tolerance, and −40°C to +125°C operation-used for precision LCD VCOM adjustment and programmable power supply biasing.
For engineers reviewing the AD5259BRMZ100-R7 datasheet, AD5259BRMZ100-R7 pinout, AD5259BRMZ100-R7 application, or AD5259BRMZ100-R7 equivalent, key selection criteria include EEPROM-retained wiper position, VLOGIC pin for interface voltage flexibility, dual address pins (AD0/AD1) supporting up to four devices per I²C bus, and guaranteed <1 ms power-on EEPROM refresh.
Technical Context
The AD5259BRMZ100-R7 implements a resistor ladder with 256 discrete tap points controlled via an I²C interface compliant with standard-mode (400 kHz) timing. Its internal EEPROM stores both wiper position and factory-calibrated resistance tolerance (±0.1%), enabling absolute resistance accuracy without external calibration.
It supports two primary operating modes: rheostat (two-terminal, RWB/RWA) and potentiometer divider (three-terminal, VA–VB–VW), with temperature coefficients of 500 ppm/°C (rheostat) and 60 ppm/°C (divider). The VLOGIC pin decouples logic-level signaling from VDD, allowing mixed-voltage system interfacing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| End-to-end resistance | 100 kΩ ±30% nominal; actual value stored in EEPROM with 0.1% accuracy for precision open-loop use. |
| Resolution | 256 positions (8-bit), enabling 0.39% step resolution across full scale. |
| I²C interface speed | Up to 400 kHz-supports standard-mode timing with tLOW ≥1.3 µs and tHIGH ≥0.6 µs. |
| Power supply range | VDD = 2.7 V to 5.5 V; separate VLOGIC pin (2.7 V to 5.5 V) enables independent logic-level control. |
| Operating temperature | −40°C to +125°C-qualified for automotive and industrial environments. |
| EEPROM endurance & retention | 100 kcycles write endurance; 100-year data retention at 55°C junction temperature. |
| Wiper settling time | 500 ns (±1 LSB error band, RAB = 10 kΩ, VAB = 5 V)-enables fast dynamic adjustment. |
Pinout & Package
AD5259BRMZ100-R7 uses the MSOP-10 (3 mm × 4.9 mm × 1.1 mm) package with exposed pad not connected internally. Pin 11 (EPAD) is absent in MSOP; only present in LFCSP variant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (W) | Wiper terminal | Output node for rheostat or divider mode; voltage range GND ≤ VW ≤ VDD; max continuous current ±5 mA. |
| 2 (AD0) | Address bit 0 | Configurable I²C slave address pin; latched at power-up to select one of four device addresses. |
| 3 (AD1) | Address bit 1 | Second address pin; combined with AD0, enables up to four AD5259 devices on same I²C bus. |
| 4 (SDA) | I²C serial data | Open-drain bidirectional line; requires external pull-up; supports standard-mode I²C communication. |
| 5 (SCL) | I²C serial clock | Input-only clock line; positive-edge triggered; defines timing for all I²C transactions. |
| 6 (VLOGIC) | Logic supply | Independent voltage reference for digital interface; decouples SDA/SCL logic thresholds from VDD. |
| 7 (GND) | Digital ground | Reference for VLOGIC and digital logic; must be tied to system ground plane. |
| 8 (VDD) | Analog power supply | Primary supply for resistor array and analog circuitry; range 2.7 V to 5.5 V. |
| 9 (B) | Resistor terminal B | Low-side terminal in rheostat mode; grounded reference in divider mode; voltage range GND ≤ VB ≤ VDD. |
| 10 (A) | Resistor terminal A | High-side terminal in rheostat mode; input voltage source in divider mode; voltage range GND ≤ VA ≤ VDD. |
Key Features
| Feature | Design Value |
|---|---|
| Nonvolatile wiper setting retention | EEPROM preserves last wiper position across power cycles; <1 ms auto-restore at power-on. |
| Factory-stored resistance tolerance | 0.1% end-to-end resistance accuracy read back via I²C-critical for open-loop rheostat applications. |
| Software write protection | Configurable via I²C command; prevents accidental EEPROM overwrite during system operation. |
| Multi-device I²C addressing | AD0/AD1 pins support four unique 7-bit addresses-enables daisy-chained digital potentiometer networks. |
| Wide temperature performance | Specified operation from −40°C to +125°C with stable INL/DNL and tempco in both rheostat and divider modes. |
Applications
| LCD Panel VCOM Adjustment | Programmable Power Supply Biasing |
|---|---|
Use Scenario: Fine-tuning common-mode voltage in TFT-LCD source driver circuits to minimize image flicker and improve gamma uniformity. IC Role / Device Role / Timing Role: Three-terminal potentiometer divider generating precise DC offset between VA (VDD) and VB (GND), with VW driving VCOM amplifier input. Use Value: Enables factory and field calibration without mechanical trimmers; 0.1% resistance tolerance ensures consistent panel grayscale reproduction across temperature. | Use Scenario: Setting feedback divider ratio in adjustable DC-DC converter output stage to maintain regulated voltage under varying load conditions. IC Role / Device Role / Timing Role: Rheostat-mode variable resistor in voltage-divider feedback network; wiper position dynamically updated via microcontroller over I²C. Use Value: Supports remote recalibration and adaptive output tuning; EEPROM retention maintains setpoint after power loss-no reinitialization required at startup. |
| RF Amplifier Bias Control | Automotive Cabin Electronics Level Settings |
Use Scenario: Adjusting gate/base bias voltage in GaAs FET or SiGe HBT RF power amplifiers to optimize gain, linearity, and efficiency. IC Role / Device Role / Timing Role: Two-terminal rheostat (A–W) configuring current-setting resistor in bias network; operates with VA = VDD, VB = floating, VW = bias node. Use Value: Delivers low-noise (<9 nV/√Hz), high-bandwidth (80 kHz @ 100 kΩ) adjustment; −40°C to +125°C rating ensures reliability in RF front-end thermal environments. | Use Scenario: Calibrating backlight brightness, HVAC fan speed, or infotainment volume in automotive control modules during production and service. IC Role / Device Role / Timing Role: Digital replacement for mechanical potentiometers in human-interface circuits; wiper position stored in EEPROM for persistent user preferences. Use Value: Eliminates wear-out failure modes; software write protection prevents unintended changes; AEC-Q200-compliant temperature range supports under-hood and cabin deployment. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5258BRMZ100-R7 | Same architecture but volatile (no EEPROM); wiper resets to midscale at power-on. | Lacks nonvolatile storage-unsuitable where persistent settings are required. | Select AD5258BRMZ100-R7 only if system firmware guarantees immediate post-power-on reprogramming. |
| MCP45HV51-104E/MS | 100 kΩ, 256-tap, nonvolatile; higher VDD max (12 V); no VLOGIC pin; SPI interface only. | Requires SPI host instead of I²C; lacks logic-level decoupling for mixed-voltage systems. | Choose MCP45HV51-104E/MS when higher voltage operation (>5.5 V) or SPI-native design is prioritized over I²C compatibility. |
Compared with AD5259BRMZ100-R7, AD5258BRMZ100-R7 sacrifices persistence for lower cost and simpler initialization, while MCP45HV51-104E/MS trades I²C flexibility for higher voltage tolerance and SPI integration-neither offers the combination of EEPROM retention, VLOGIC decoupling, and I²C multi-drop capability found in AD5259BRMZ100-R7.
Availability
AD5259BRMZ100-R7 is available at Aetrix Electronics and suitable for LCD panel calibration, programmable power supplies, RF amplifier biasing, and automotive cabin electronics requiring stable component supply and long-term parameter retention.
Supply support for AD5259BRMZ100-R7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Wilmington, MA.
The AD5259 belongs to Analog Devices' precision digital potentiometer product line, engineered for applications demanding nonvolatile setting retention, factory-trimmed resistance accuracy, and robust operation across extended industrial and automotive temperature ranges.
FAQ
What is the function of the VLOGIC pin on the AD5259BRMZ100-R7?
The VLOGIC pin on the AD5259BRMZ100-R7 provides independent logic-level referencing for the I²C interface, decoupling SDA and SCL voltage thresholds from VDD. This allows the AD5259BRMZ100-R7 to interface reliably with controllers operating at different supply voltages (e.g., 1.8 V or 3.3 V logic) while VDD powers the analog resistor array at 5 V. It enhances system-level voltage domain interoperability without level-shifting components.
Does the AD5259BRMZ100-R7 retain its wiper setting after power cycling?
Yes, the AD5259BRMZ100-R7 retains its wiper setting after power cycling using on-chip EEPROM. The wiper position is automatically restored within <1 ms of VDD ramp-up, and the device powers up in midscale (0x80) only if EEPROM content is invalid or uninitialized. Factory programming ensures valid default values, making AD5259BRMZ100-R7 suitable for systems requiring zero-initialization delay.
How many AD5259BRMZ100-R7 devices can share the same I²C bus?
Up to four AD5259BRMZ100-R7 devices can share the same I²C bus using the AD0 and AD1 address configuration pins. These pins are sampled and latched at power-up, selecting one of four unique 7-bit I²C addresses (0011000, 0011010, 1001100, or 1001110). No external address jumpers or resistors are needed-addressing is fully configurable via PCB routing of AD0/AD1 to VDD or GND.
What is the resistance tolerance accuracy of the AD5259BRMZ100-R7, and how is it achieved?
AD5259BRMZ100-R7 achieves 0.1% end-to-end resistance tolerance accuracy by storing calibrated ΔRAB data in on-chip EEPROM during final test. This value is factory-programmed and readable via I²C, enabling users to compute actual RAB for precision rheostat-mode applications. Unlike typical digital pots with ±20–30% initial tolerance, AD5259BRMZ100-R7 eliminates system-level calibration overhead through this embedded metrology.
Can the AD5259BRMZ100-R7 operate in both rheostat and potentiometer modes?
Yes, the AD5259BRMZ100-R7 supports both rheostat (two-terminal, A–W or B–W) and potentiometer divider (three-terminal, A–B–W) configurations. In rheostat mode, it functions as a digitally adjustable variable resistor; in potentiometer mode, it acts as a programmable voltage divider. Mode selection is determined by external circuit connection-not internal register settings-giving designers full analog flexibility without firmware constraints.
AD5259BRMZ100-R7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 1
- Number of Taps:
- 256
- Resistance (Ohms):
- 100k
- Interface:
- I2C
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- 2.7V ~ 5.5V
- Features:
- Selectable Address
- Tolerance:
- ±30%
- Temperature Coefficient (Typ):
- 500ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 10-MSOP
- Operating Temperature:
- -40°C ~ 125°C
- Resistance - Wiper (Ohms) (Typ):
- 75
AD5259BRMZ100-R7 FAQ
1.How can I place an order for AD5259BRMZ100-R7 through Aetrix?
Please submit a Request for Quotation (RFQ) for AD5259BRMZ100-R7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD5259BRMZ100-R7 reliable?
The price and inventory of AD5259BRMZ100-R7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD5259BRMZ100-R7 is usually 5 days.
3.What payment methods are accepted for AD5259BRMZ100-R7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD5259BRMZ100-R7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD5259BRMZ100-R7?
AD5259BRMZ100-R7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD5259BRMZ100-R7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD5259BRMZ100-R7?
For technical support, including AD5259BRMZ100-R7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD5259BRMZ100-R7 requirements.
6.How does Aetrix verify that AD5259BRMZ100-R7 is sourced from the original manufacturer or authorized distributors?
All AD5259BRMZ100-R7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD5259BRMZ100-R7 meets industry standards.
7.What is the process for return or replacement of AD5259BRMZ100-R7?
All AD5259BRMZ100-R7 units undergo pre-shipment inspection (PSI). If there is an issue with AD5259BRMZ100-R7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD5259BRMZ100-R7 part is unused and in its original packaging.
Return procedure for AD5259BRMZ100-R7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD5259BRMZ100-R7 Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

