Analog Devices Inc. AD5262BRUZ200
- Part No.:
- AD5262BRUZ200
- Manufacturer:
- Analog Devices Inc.
- Category:
- Digital Potentiometers
- Package:
- 16-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
AD5262BRUZ200.pdf
- Description:
- IC DGT POT 200KOHM 256TP 16TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:640
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD5262BRUZ200 from Analog Devices is a dual-channel, 256-position digital potentiometer with 200 kΩ end-to-end resistance, ±5.5 V dual-supply or +15 V single-supply operation, and SPI-compatible 4-wire interface. It replaces mechanical potentiometers in precision gain/offset adjustment and stereo audio level control circuits where stable temperature coefficient (35 ppm/°C) and low wiper resistance (60–150 Ω) are required.
For engineers reviewing the AD5262BRUZ200 datasheet, AD5262BRUZ200 pinout, AD5262BRUZ200 application, or AD5262BRUZ200 equivalent, key selection criteria include dual independent RDAC channels, 9-bit serial address/data format, midscale power-on reset, shutdown mode with open-circuit A terminals, and guaranteed operation from −40°C to +85°C in 16-lead TSSOP.
Technical Context
The AD5262BRUZ200 implements two independent digitally controlled variable resistors (RDACs), each with a fixed 200 kΩ A-to-B terminal resistance and a wiper position set via 9-bit SPI command (1 address bit + 8 data bits). Its architecture supports both rheostat (A–W or B–W) and potentiometer divider (A–W–B) configurations with monotonic 8-bit resolution.
It features separate SHDN and PR pins: SHDN forces A-terminal open-circuit and W-to-B connection while preserving latch state; PR asserts active-low midscale preset (0x80) for fault recovery. The device operates with VL logic supply (2.7–5.5 V) decoupled from analog supplies (VDD/VSS), enabling mixed-voltage system interfacing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Channels | Dual, independently programmable RDACs - enables stereo audio control or matched gain/offset tuning in differential signal paths. |
| End-to-End Resistance | 200 kΩ ±30% - defines maximum adjustable resistance range and sets current limits (e.g., ≤100 µA at 20 V across A–B). |
| Resolution | 8-bit (256 positions) - provides 0.39% step resolution for fine analog tuning without DAC interpolation. |
| Tempco | 35 ppm/°C (A–B) - ensures resistance drift <±0.3% over −40°C to +85°C, critical for precision instrumentation calibration. |
| Supply Range | +4.5 V to +16.5 V single or ±4.5 V to ±5.5 V dual - supports high-voltage industrial I/O and bipolar op-amp biasing. |
| Interface | SPI-compatible 4-wire (CS, CLK, SDI, SDO), 25 MHz max clock - enables daisy-chaining multiple devices with no external decode logic. |
| Wiper Resistance | 60–150 Ω - minimizes insertion loss and voltage error in low-impedance feedback networks. |
Pinout & Package
AD5262BRUZ200 is housed in a 16-lead thin shrink small-outline package (TSSOP) with 0.65 mm pitch, rated for −40°C to +85°C operation. Pin 1 is SDO; pin 16 is A2. All pins are surface-mount compatible with standard reflow profiles.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (SDO) | Serial Data Output | Open-drain output requiring external pull-up; enables daisy-chain configuration without additional logic. |
| 2 (A1), 16 (A2) | RDAC1/RDAC2 Terminal A | Fixed end of resistor ladder; open-circuited during SHDN mode to isolate circuit nodes. |
| 3 (W1), 15 (W2) | RDAC1/RDAC2 Wiper | Programmable tap point; connects to A or B via internal switches; carries full channel current. |
| 4 (B1), 14 (B2) | RDAC1/RDAC2 Terminal B | Fixed end opposite A; internally connected to W during SHDN for fail-safe bias path. |
| 5 (VDD) | Positive Supply | Supports up to +16.5 V; sum |VDD| + |VSS| ≤ 15 V - enables high-voltage analog front-end integration. |
| 6 (SHDN) | Active-Low Shutdown | Puts RDACs into ultra-low-power state (5 µA); preserves wiper position for instant resume. |
| 7 (CLK) | Clock Input | Positive-edge triggered; tolerates 25 MHz max frequency for fast reconfiguration. |
| 8 (SDI) | Serial Data Input | Accepts 9-bit word (A0 + D7–D0); MSB-first format with address bit selecting RDAC1 (A0=0) or RDAC2 (A0=1). |
| 9 (CS) | Chip Select | Active-low load strobe; rising edge transfers last 9 bits from shift register to target RDAC latch. |
| 10 (PR) | Active-Low Preset | Forces both RDACs to 0x80 (midscale) regardless of prior state - used for initialization or fault recovery. |
| 11 (GND) | Ground Reference | Analog and digital ground common pin; requires low-impedance PCB connection to minimize noise coupling. |
| 12 (VSS) | Negative Supply | Supports −5 V operation; enables true bipolar signal handling in op-amp gain stages. |
| 13 (VL) | Logic Supply | Independent 2.7–5.5 V rail for digital interface - isolates logic noise from analog supplies. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent RDAC channels | Enables simultaneous but uncorrelated adjustment of two signal paths - e.g., left/right audio channels or differential gain/offset. |
| 256-step linear taper | Guaranteed monotonicity and ±½ LSB INL ensure predictable voltage division without step reversals in closed-loop systems. |
| Midscale power-on reset | Automatically initializes both wipers to 128 (50% position) at power-up - eliminates undefined startup states in safety-critical systems. |
| Shutdown mode with open-A terminals | Reduces system leakage by disconnecting RDAC A terminals while maintaining wiper setting - ideal for battery-powered sensor interfaces. |
| Low 35 ppm/°C tempco | Minimizes calibration drift over temperature - suitable for medical instrumentation and test equipment requiring <0.5% total error budget. |
| Daisy-chain SPI interface | SDO output allows cascading multiple AD5262 units on one bus - reduces GPIO count and simplifies firmware for multi-channel systems. |
Applications
| Instrumentation Gain Control | Stereo Audio Level Adjustment |
|---|---|
|
Use Scenario: Precision DC-coupled amplifier with programmable gain in automated test equipment. IC Role / Device Role / Timing Role: Two-terminal rheostat configuration in op-amp feedback loop to set closed-loop gain (G = 1 + Rf/Radj). Use Value: 200 kΩ range supports gains from 1× to >100×; 35 ppm/°C tempco holds gain error <±0.25% over industrial temperature range. |
Use Scenario: Digital volume control for consumer audio receivers with left/right channel balance. IC Role / Device Role / Timing Role: Dual potentiometer divider (A–W–B) per channel, with wipers driving op-amp non-inverting inputs. Use Value: Independent channel programming enables real-time balance adjustment; 256 steps provide 0.5 dB resolution at mid-volume. |
| Programmable Voltage Reference | Line Impedance Matching |
|
Use Scenario: Adjustable reference for ADC/DAC in process control transmitters with 4–20 mA output. IC Role / Device Role / Timing Role: Potentiometer divider between stable VREF and GND, wiper feeding buffer amplifier. Use Value: 200 kΩ resistance minimizes loading on reference source; midscale power-on ensures safe default output voltage. |
Use Scenario: Dynamic termination of RS-485 or CAN bus lines in field-configurable industrial gateways. IC Role / Device Role / Timing Role: Rheostat mode (A–W) placed between bus line and termination voltage to adjust effective impedance. Use Value: 256-step resolution allows fine-tuning to match cable characteristic impedance (e.g., 120 Ω ±1%); shutdown mode isolates during sleep. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5262BRUZ50 | Same dual-channel architecture and pinout, but 50 kΩ end-to-end resistance - lower thermal noise and higher bandwidth (130 kHz vs. 30 kHz @ 200 kΩ). | Better suited for higher-frequency gain control (e.g., video amplifiers) or lower-noise sensor conditioning where 50 kΩ matches system impedance. | Select AD5262BRUZ50 when bandwidth >100 kHz or Johnson noise <5 nV/√Hz is required; AD5262BRUZ200 preferred for high-impedance voltage dividers. |
| AD5260BRUZ200 | Single-channel version with identical 200 kΩ resistance, tempco, and interface - shares same 14-lead TSSOP package but lacks RDAC2 and associated pins (W2/B2/A2). | Applicable where only one adjustable resistor is needed - reduces PCB area and BOM count in cost-sensitive single-function designs. | Choose AD5260BRUZ200 for space-constrained single-channel applications; AD5262BRUZ200 required when independent dual-channel control is mandatory. |
Compared with AD5262BRUZ50 and AD5260BRUZ200, the AD5262BRUZ200 uniquely balances high-voltage tolerance (+15 V), dual-channel independence, and 200 kΩ impedance for precision low-frequency voltage division - making it optimal for calibration-critical instrumentation rather than high-speed or single-channel use cases.
Availability
AD5262BRUZ200 is available at Aetrix Electronics and suitable for instrumentation gain control, stereo audio level adjustment, programmable voltage reference, and line impedance matching requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for AD5262BRUZ200 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA, with design and manufacturing facilities worldwide.
The AD5262 is part of Analog Devices' precision digital potentiometer product line, engineered for replacing mechanical trimmers in industrial, medical, and test equipment where reliability, temperature stability, and programmability are essential.
FAQ
What is the maximum supply voltage rating for AD5262BRUZ200?
The AD5262BRUZ200 supports a maximum single-supply voltage of +16.5 V (VDD to GND) and dual-supply operation up to ±5.5 V (VDD to VSS ≤ 15 V). Absolute maximum ratings specify VDD to GND ≤ +17 V and VSS to GND ≥ −7 V, but continuous operation beyond ±5.5 V or +16.5 V risks permanent damage. Always observe the 15 V sum limit between VDD and VSS for reliable long-term performance of AD5262BRUZ200.
How does the AD5262BRUZ200 handle power-on initialization?
The AD5262BRUZ200 features an internal power-on reset that automatically loads 0x80 into both RDAC latches at power-up, positioning each wiper at midscale (50% resistance). This behavior depends solely on the VL pin reaching valid logic level and requires no external sequencing. The PR pin provides identical midscale forcing at any time, making AD5262BRUZ200 suitable for systems requiring deterministic startup states without firmware intervention.
Can AD5262BRUZ200 operate with different logic and analog supply voltages?
Yes - AD5262BRUZ200 separates logic (VL = 2.7–5.5 V) and analog (VDD/VSS) supplies, allowing independent voltage domains. For example, VL can be 3.3 V for MCU interface while VDD/VSS runs at ±5 V for bipolar op-amp stages. This isolation prevents digital switching noise from modulating analog performance and enables AD5262BRUZ200 to interface seamlessly with mixed-voltage SoCs and FPGAs.
What is the function of the SHDN pin on AD5262BRUZ200?
The SHDN pin on AD5262BRUZ200 is an active-low control that places both RDACs into ultra-low-power shutdown mode (5 µA typical). In this state, all A terminals are open-circuited, W is connected to B, and the internal RDAC latch values are retained. Upon exit from shutdown, wiper positions restore instantly to their pre-shutdown settings - a key feature for battery-powered AD5262BRUZ200 applications requiring rapid wake-up without recalibration.
Is AD5262BRUZ200 pin-compatible with other members of the AD5260/AD5262 family?
No - AD5262BRUZ200 uses a 16-lead TSSOP package with dedicated pins for dual RDACs (A1/W1/B1 and A2/W2/B2), while the single-channel AD5260BRUZ200 uses a 14-lead TSSOP with different pinout (no A2/W2/B2). Though functionally related, they are not pin-compatible; board layout must match the specific variant. Always verify pin assignments in Figures 7 and 8 of the AD5262BRUZ200 datasheet before PCB design.
AD5262BRUZ200 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 2
- Number of Taps:
- 256
- Resistance (Ohms):
- 200k
- Interface:
- SPI
- Memory Type:
- Volatile
- Voltage - Supply:
- 4.5V ~ 16.5V, ±5V
- Features:
- Cascade Pin
- Tolerance:
- ±30%
- Temperature Coefficient (Typ):
- 35ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 16-TSSOP
- Operating Temperature:
- -40°C ~ 85°C
- Resistance - Wiper (Ohms) (Typ):
- 60
AD5262BRUZ200 FAQ
1.How can I place an order for AD5262BRUZ200 through Aetrix?
Please submit a Request for Quotation (RFQ) for AD5262BRUZ200 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD5262BRUZ200 reliable?
The price and inventory of AD5262BRUZ200 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD5262BRUZ200 is usually 5 days.
3.What payment methods are accepted for AD5262BRUZ200?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD5262BRUZ200 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD5262BRUZ200?
AD5262BRUZ200 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD5262BRUZ200 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD5262BRUZ200?
For technical support, including AD5262BRUZ200 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD5262BRUZ200 requirements.
6.How does Aetrix verify that AD5262BRUZ200 is sourced from the original manufacturer or authorized distributors?
All AD5262BRUZ200 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD5262BRUZ200 meets industry standards.
7.What is the process for return or replacement of AD5262BRUZ200?
All AD5262BRUZ200 units undergo pre-shipment inspection (PSI). If there is an issue with AD5262BRUZ200, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD5262BRUZ200 part is unused and in its original packaging.
Return procedure for AD5262BRUZ200:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD5262BRUZ200 Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

