Analog Devices Inc. AD5282BRUZ200-R7
- Part No.:
- AD5282BRUZ200-R7
- Manufacturer:
- Analog Devices Inc.
- Category:
- Digital Potentiometers
- Package:
- 16-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
AD5282BRUZ200-R7.pdf
- Description:
- IC DGT POT 200KOHM 256TP 16TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,503
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD5282BRUZ200-R7 from Analog Devices is a dual-channel, 256-position, I²C-compatible digital potentiometer with 200 kΩ end-to-end resistance, ±5 V dual-supply or +15 V single-supply operation, and 30 ppm/°C temperature coefficient. It replaces mechanical potentiometers in precision gain/offset adjustment, programmable voltage/current sources, and line impedance matching circuits.
For engineers reviewing the AD5282BRUZ200-R7 datasheet, AD5282BRUZ200-R7 pinout, AD5282BRUZ200-R7 application, or AD5282BRUZ200-R7 equivalent, key selection criteria include dual-channel rheostat/potentiometer operation, midscale power-on preset, programmable logic outputs O1/O2, and guaranteed −40°C to +85°C industrial temperature range.
Technical Context
The AD5282BRUZ200-R7 implements two independent 8-bit digitally controlled resistor arrays (RAB = 200 kΩ) with wiper positions selectable via I²C interface (up to 400 kHz). Each channel supports both rheostat (W–B or W–A) and potentiometer (A–W–B) configurations, with wiper resistance ≤150 Ω and channel-to-channel resistance matching within ±1%.
It features asynchronous active-low SHDN that shorts W to B while preserving register contents, programmable address pins AD0/AD1 for up to four devices on one bus, and two open-drain logic outputs (O1/O2) configurable as general-purpose digital drivers-enabling direct control of LEDs, analog switches, or logic gates without external buffers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Channels | Dual independent RDACs - enables simultaneous gain/offset tuning in stereo audio or differential signal paths. |
| Resolution | 8-bit (256 positions) - provides 0.39% step resolution across full 200 kΩ range for fine analog control. |
| Terminal Resistance | 200 kΩ ±30% - fixed A–B value optimized for high-impedance biasing and low-power voltage division. |
| Tempco | 30 ppm/°C - ensures stable resistance over −40°C to +85°C, critical for instrumentation calibration. |
| I²C Speed | Up to 400 kHz - supports fast reconfiguration in real-time control loops without bus contention. |
| Supply Range | +15 V single or ±5 V dual - accommodates legacy industrial rails and bipolar signal conditioning topologies. |
| Power-On State | Midscale preset (0x80) - guarantees known default resistance at startup, eliminating undefined output transients. |
Pinout & Package
AD5282BRUZ200-R7 uses a 16-lead TSSOP package (4.4 mm × 5.0 mm, 0.65 mm pitch), RoHS-compliant and reflow-solderable per JEDEC J-STD-020.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| O1 | Programmable logic output | Open-drain driver referenced to VL; can sink ≥4 mA at 0.4 V, enabling direct LED or gate control. |
| A1, W1, B1 | Channel 1 resistor terminals | Form first 200 kΩ digitally variable resistor; A1/W1/B1 support rheostat or 3-terminal potentiometer use. |
| VDD | Positive supply | Accepts +4.5 V to +16.5 V; powers internal logic and resistor array; must be ≥ |VSS| for valid operation. |
| SHDN | Active-low shutdown | Pulls W1/B1 and W2/B2 together while retaining RDAC register values; deassertion restores prior wiper position. |
| SCL/SDA | I²C serial interface | Standard bidirectional 2-wire bus; supports multi-device addressing via AD0/AD1 pins (4 unique addresses). |
| AD0, AD1 | Address select inputs | Set slave address bits; tied high/low to configure device on shared I²C bus without external jumpers. |
| GND | Analog/digital ground | Common reference for all signals; requires low-impedance connection to minimize noise coupling into RDAC path. |
| VSS | Negative supply | Accepts −7 V to 0 V; enables true bipolar operation when paired with VDD for AC-coupled signal paths. |
| VL | Logic supply reference | Must match host MCU logic level (≤ VDD); defines VIH/VIL thresholds for SCL/SDA and O1/O2 output swing. |
| B2, W2, A2 | Channel 2 resistor terminals | Electrically isolated second 200 kΩ RDAC; identical functionality to Channel 1 for matched dual-path designs. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent 200 kΩ RDACs | Enables matched gain control in differential amplifiers or stereo audio channels without inter-channel drift. |
| Programmable logic outputs O1/O2 | Eliminates need for external drivers when interfacing with LEDs, CMOS logic, or analog switches in compact layouts. |
| Midscale power-on preset | Guarantees 100 kΩ (0x80) resistance at startup - prevents output glitches during system initialization. |
| ±1% channel-to-channel RAB matching | Ensures consistent performance between Channel 1 and Channel 2 in feedback networks or balanced attenuators. |
| I²C address configuration (AD0/AD1) | Supports up to four AD5282BRUZ200-R7 devices on one bus - simplifies multi-potentiometer systems like display brightness/color tuning. |
Applications
| Audio Volume Control | Instrumentation Offset Calibration |
|---|---|
Use Scenario: Precise attenuation of left/right audio signals in professional mixing consoles or USB DACs. IC Role / Device Role / Timing Role: Dual-channel potentiometer divider setting analog gain in op-amp feedback paths; I²C updates synchronized to mute/unmute events. Use Value: 256-step resolution enables smooth, click-free volume sweeps; 200 kΩ value matches standard audio input impedances and minimizes loading effects. | Use Scenario: Nulling DC offset in precision sensor front-ends (e.g., strain gauge bridges or thermocouple amplifiers). IC Role / Device Role / Timing Role: Rheostat-mode adjustment of op-amp offset null network; programmed once at factory calibration or dynamically during self-test. Use Value: 30 ppm/°C tempco ensures calibration stability across industrial temperature ranges; ±1% channel matching allows correlated offset correction in dual-sensor systems. |
| Programmable Current Source | Line Impedance Matching |
Use Scenario: Generating adjustable bias currents for laser diodes or photodiode transimpedance amplifiers. IC Role / Device Role / Timing Role: Rheostat (W–B) configuration sets feedback resistance in constant-current op-amp loop; updated via I²C during power-up sequencing. Use Value: 200 kΩ range supports 25 µA to 250 µA output with <1% error; midscale power-on preset ensures safe default current at boot. | Use Scenario: Tuning termination resistance in high-speed communication lines (e.g., RS-485, CAN FD stubs) to suppress reflections. IC Role / Device Role / Timing Role: Potentiometer mode (A–W–B) forms adjustable parallel termination; resistance set during link initialization or adaptive equalization. Use Value: 256-position resolution allows fine-tuning to match trace impedance (e.g., 120 Ω ±0.5 Ω); dual channels support independent TX/RX termination. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5282BRUZ50-R7 | Same dual-channel architecture but 50 kΩ nominal resistance; lower bandwidth (150 kHz vs. 35 kHz at 200 kΩ), higher wiper current capability. | Better suited for low-impedance gain control (e.g., op-amp non-inverting stages) and higher-frequency AC signal paths. | Select when circuit requires <100 kΩ source impedance or faster settling time; verify thermal dissipation limits for continuous wiper current. |
| AD5202BRUZ10 | Single-channel, 10 kΩ, SPI interface only; no logic outputs O1/O2; smaller 14-lead TSSOP package. | Targeted at cost-sensitive, space-constrained designs where dual channels and I²C are unnecessary. | Choose for simple unidirectional bias adjustment where I²C bus resources are limited and logic outputs are unused. |
Compared with AD5282BRUZ50-R7 and AD5202BRUZ10, AD5282BRUZ200-R7 offers highest terminal resistance for minimal loading in high-Z sensor interfaces, retains dual-channel correlation for matched systems, and provides I²C flexibility plus integrated logic drivers - making it optimal for industrial calibration and audio infrastructure.
Availability
AD5282BRUZ200-R7 is available at Aetrix Electronics and suitable for audio equipment manufacturing, test and measurement instrumentation, industrial sensor calibration, and communications infrastructure requiring stable component supply and long-term lifecycle support.
Supply support for AD5282BRUZ200-R7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets since 1965.
The AD5280/AD5282 product line delivers precision, nonvolatile-free digital potentiometers for replacing mechanical trimmers in environments demanding reliability, temperature stability, and programmability - especially where EEPROM wear-out or calibration drift must be avoided.
FAQ
What is the maximum operating voltage for AD5282BRUZ200-R7?
The AD5282BRUZ200-R7 supports a maximum total supply voltage of |VDD − VSS| ≤ 16.5 V, with absolute ratings of VDD to GND ≤ +16.5 V and VSS to GND ≥ −7 V. For reliable operation, Analog Devices specifies +4.5 V to +16.5 V single-supply or ±4.5 V to ±5.5 V dual-supply ranges. Exceeding these limits risks permanent damage per Absolute Maximum Ratings Table 2.
Does AD5282BRUZ200-R7 retain wiper position after power cycling?
No, AD5282BRUZ200-R7 does not have nonvolatile memory. Upon power-up, it defaults to midscale (0x80) wiper position unless a programmable reset sequence is executed during startup using the SHDN pin and VL timing. The RDAC register contents are volatile and lost when VDD/VSS are removed.
Can AD5282BRUZ200-R7 operate with a 3.3 V logic interface?
Yes, AD5282BRUZ200-R7 supports 3.3 V logic levels when VL is tied to 3.3 V. Its input logic thresholds scale with VL (VIH ≥ 0.7 × VL, VIL ≤ 0.3 × VL), and O1/O2 outputs swing rail-to-rail relative to VL. Ensure SCL/SDA pull-ups connect to VL, not VDD, to maintain compatibility and avoid overstressing inputs.
What is the wiper resistance specification for AD5282BRUZ200-R7?
The wiper resistance (RW) of AD5282BRUZ200-R7 is specified as 60 Ω minimum and 150 Ω maximum at TA = 25°C, measured with IW = VDD/R at VDD = 3 V or 5 V. This on-resistance contributes directly to total RWB or RWA values and must be included in precision calculations per Equation (1) and (2) in the datasheet.
How many AD5282BRUZ200-R7 devices can share one I²C bus?
Up to four AD5282BRUZ200-R7 devices can operate on a single I²C bus using the AD0 and AD1 address pins, which provide four unique 7-bit slave addresses (0x54, 0x55, 0x56, 0x57). Each device must have distinct AD0/AD1 combinations; floating these pins is not allowed and may cause bus conflicts.
AD5282BRUZ200-R7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 2
- Number of Taps:
- 256
- Resistance (Ohms):
- 200k
- Interface:
- I2C
- Memory Type:
- Volatile
- Voltage - Supply:
- 4.5V ~ 16.5V, ±5V
- Features:
- Selectable Address
- Tolerance:
- ±30%
- Temperature Coefficient (Typ):
- 30ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 16-TSSOP
- Operating Temperature:
- -40°C ~ 85°C
- Resistance - Wiper (Ohms) (Typ):
- 60
AD5282BRUZ200-R7 FAQ
1.How can I place an order for AD5282BRUZ200-R7 through Aetrix?
Please submit a Request for Quotation (RFQ) for AD5282BRUZ200-R7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD5282BRUZ200-R7 reliable?
The price and inventory of AD5282BRUZ200-R7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD5282BRUZ200-R7 is usually 5 days.
3.What payment methods are accepted for AD5282BRUZ200-R7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD5282BRUZ200-R7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD5282BRUZ200-R7?
AD5282BRUZ200-R7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD5282BRUZ200-R7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD5282BRUZ200-R7?
For technical support, including AD5282BRUZ200-R7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD5282BRUZ200-R7 requirements.
6.How does Aetrix verify that AD5282BRUZ200-R7 is sourced from the original manufacturer or authorized distributors?
All AD5282BRUZ200-R7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD5282BRUZ200-R7 meets industry standards.
7.What is the process for return or replacement of AD5282BRUZ200-R7?
All AD5282BRUZ200-R7 units undergo pre-shipment inspection (PSI). If there is an issue with AD5282BRUZ200-R7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD5282BRUZ200-R7 part is unused and in its original packaging.
Return procedure for AD5282BRUZ200-R7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD5282BRUZ200-R7 Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

