Analog Devices Inc. AD5305BRM
- Part No.:
- AD5305BRM
- Manufacturer:
- Analog Devices Inc.
- Category:
- Digital to Analog Converters (DAC)
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
AD5305BRM.pdf
- Description:
- IC DAC 8BIT 2WIRE I2C 10-MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,751
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD5305BRM from Analog Devices is an 8-bit quad buffered voltage-output DAC in 10-lead MSOP, operating from 2.5 V to 5.5 V with 500 μA typical supply current at 3 V, ±1 LSB INL (A version), and I²C-compatible 2-wire serial interface - used for digital gain/offset adjustment in portable instrumentation.
For engineers reviewing the AD5305BRM datasheet, AD5305BRM pinout, AD5305BRM application, or AD5305BRM equivalent, key selection criteria include guaranteed monotonicity, rail-to-rail output swing (0 V to VREF), simultaneous update via LDAC, power-down modes (80 nA @ 3 V), and software readback capability.
Technical Context
The AD5305BRM implements four independent resistor-string DAC channels sharing a single unbuffered REFIN pin, each driving a rail-to-rail output buffer amplifier with 0.7 V/μs slew rate and 2.5 μs power-up time from power-down mode. Its double-buffered input logic separates data loading from DAC register update.
It uses a 2-wire SMBus-compatible interface supporting up to 400 kHz clock rates, with address selection via A0 pin, and supports multiple devices on one bus. The device features power-on reset to 0 V, software clear, and three programmable power-down modes - high-Z, 1 kΩ-to-GND, and 100 kΩ-to-GND.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 8-bit - supports 256 discrete output levels per channel |
| INL (A version) | ±1 LSB - ensures accurate transfer function alignment across full scale |
| Supply Current | 500 μA @ 3 V - enables battery-powered operation with low quiescent power |
| Output Range | 0 V to VREF - rail-to-rail swing allows full utilization of reference voltage headroom |
| Power-Down Current | 80 nA @ 3 V - ultra-low standby leakage preserves system energy budget |
| Settling Time | 6 μs (¼ to ¾ scale) - supports moderate-speed closed-loop control updates |
| Interface | I²C-compatible 2-wire - simplifies host connection using standard microcontroller peripherals |
Pinout & Package
AD5305BRM is housed in a 10-lead MSOP package (3.0 mm × 3.0 mm, 0.5 mm pitch) with exposed pad for thermal performance. Pin functions are validated per Analog Devices Rev. G datasheet Figure 3 and Table 5.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Power supply input | Accepts 2.5 V–5.5 V single supply; requires local decoupling to GND |
| VOUTA–VOUTD | Analog outputs (DAC A–D) | Buffered rail-to-rail voltage outputs; each drives 2 kΩ load to GND |
| REFIN | Shared reference input | Unbuffered pin accepting 0.25 V to VDD; sets full-scale range for all four DACs |
| GND | Ground reference | Common return for analog/digital circuitry; must be low-impedance |
| SDA | Bidirectional data line | Open-drain I²C bus line requiring external pull-up resistor |
| SCL | Serial clock input | Accepts up to 400 kHz clock; timing compliant with SMBus at VDD < 3.6 V |
| A0 | Slave address LSB | Configures 7-bit I²C address (0x4C or 0x4D); enables multi-device bus sharing |
Key Features
| Feature | Design Value |
|---|---|
| Quad buffered DAC architecture | Four independent 8-bit channels with on-chip rail-to-rail amplifiers eliminate need for external op-amps |
| Simultaneous output update | LDAC pin or software command synchronizes all four outputs - critical for coordinated analog control |
| Three power-down modes | Selectable high-Z, 1 kΩ-to-GND, or 100 kΩ-to-GND states - preserves signal integrity during sleep |
| Software readback | Reads back loaded DAC register contents over SDA - enables verification and fault diagnostics |
| Guaranteed monotonicity | By resistor-string design - ensures no code-dependent output reversal in closed-loop systems |
Applications
| Portable Instrumentation | Digital Gain/Offset Calibration |
|---|---|
Use Scenario: Handheld multimeter or sensor calibrator requiring compact, low-power analog output generation. IC Role / Device Role / Timing Role: Quad DAC provides independent bias and scaling voltages for front-end signal conditioning circuits. Use Value: 500 μA supply current and 80 nA power-down enable >100-hour battery life; 10-lead MSOP minimizes PCB footprint. |
Use Scenario: Factory calibration of industrial transmitters where offset/gain trim must be stored and recalled digitally. IC Role / Device Role / Timing Role: AD5305BRM generates precision trim voltages applied to op-amp summing nodes or reference dividers. Use Value: ±1 LSB INL ensures calibration accuracy within 0.4% FSR; software clear resets all channels to zero before new calibration. |
| Programmable Voltage Sources | Industrial Process Control |
Use Scenario: Lab-grade bench power supply with digitally adjustable output voltage and current limit thresholds. IC Role / Device Role / Timing Role: One DAC sets main output voltage; another sets current limit; third and fourth manage auxiliary rails or status references. Use Value: Simultaneous LDAC update prevents transient glitches during multi-parameter changes; rail-to-rail output covers 0–5 V range directly. |
Use Scenario: PLC analog output module generating 4–20 mA loop signals via external V-I converter. IC Role / Device Role / Timing Role: AD5305BRM delivers precise 0–5 V control voltage to current-sense amplifier feedback path. Use Value: −40°C to +105°C operation meets industrial temperature requirements; 2-wire interface reduces wiring complexity vs. SPI alternatives. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad voltage-output DAC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5315BRM | 10-bit resolution, ±4 LSB INL (A version), same 10-lead MSOP package and pinout | Higher precision required for 12-bit-equivalent system resolution after gain staging | Select when improved linearity outweighs increased code space and potential firmware overhead |
| MCP4725A0T-E/CH | Single-channel 12-bit DAC, I²C interface, SOT-23-6 package, no LDAC or readback | Lower channel count, no simultaneous update, simpler BOM but requires four units for quad functionality | Choose for cost-sensitive, space-tolerant designs where channel synchronization is not required |
Compared with AD5305BRM, AD5315BRM offers higher resolution at identical form factor and interface, while MCP4725A0T-E/CH trades integration for lower unit cost and smaller per-channel footprint - neither is pin-compatible, but both serve overlapping programmable analog output roles.
Availability
AD5305BRM is available at Aetrix Electronics and suitable for portable instrumentation, digital calibration systems, and industrial process control requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for AD5305BRM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The AD5305BRM belongs to the AD53xx quad DAC product line designed for precision, low-power, multi-channel analog output in space-constrained and battery-operated systems.
FAQ
What is the reference voltage range supported by the AD5305BRM?
The AD5305BRM accepts a reference voltage from 0.25 V to VDD on its REFIN pin. This unbuffered input allows flexible scaling - for example, with VDD = 3.3 V and REFIN = 2.5 V, the output range becomes 0 V to 2.5 V. Input impedance is 37 kΩ in normal operation and >10 MΩ in power-down mode, minimizing loading on external references.
Does the AD5305BRM support simultaneous update of all four DAC outputs?
Yes, the AD5305BRM supports simultaneous update via its LDAC (Load DAC) function - either through the dedicated LDAC pin or via software command. When activated, LDAC transfers data from the input registers to all four DAC registers at once, eliminating inter-channel timing skew critical in coordinated analog control applications like waveform generation or multi-axis actuator biasing.
What power-down modes does the AD5305BRM offer, and how do they affect output behavior?
The AD5305BRM provides three programmable power-down modes: (1) high-impedance output (Hi-Z), (2) 1 kΩ pull-down to GND, and (3) 100 kΩ pull-down to GND. In all modes, supply current drops to ≤80 nA @ 3 V. Output state is preserved in Hi-Z mode, while pull-down modes actively drive outputs low - useful for fail-safe conditions in industrial interfaces where floating analog nodes are unacceptable.
Can the AD5305BRM operate from a 2.5 V supply, and what is its typical current draw at that voltage?
Yes, the AD5305BRM operates across 2.5 V to 5.5 V. At 2.5 V supply, its typical supply current is 500 μA in normal operation (per datasheet Table 1, VDD = 2.5 V to 3.6 V range). Power consumption is therefore ~1.25 mW - well-suited for ultra-low-power applications such as coin-cell–powered sensors or wearable medical devices requiring stable analog outputs.
Is readback functionality available on the AD5305BRM, and how is it implemented?
Yes, the AD5305BRM supports data readback over the 2-wire interface. After writing to a DAC register, the host can issue a read command to retrieve the currently loaded 8-bit value from that channel's DAC register. This feature enables real-time verification, fault detection, and nonvolatile configuration recovery - especially valuable in safety-critical or remote systems where write integrity must be confirmed.
AD5305BRM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Number of Bits:
- -
- Number of D/A Converters:
- -
- Settling Time:
- -
- Output Type:
- -
- Differential Output:
- -
- Data Interface:
- -
- Reference Type:
- -
- Voltage - Supply, Analog:
- -
- Voltage - Supply, Digital:
- -
- INL/DNL (LSB):
- -
- Architecture:
- -
- Operating Temperature:
- -
- Supplier Device Package:
- 10-MSOP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD5305BRM FAQ
1.How can I place an order for AD5305BRM through Aetrix?
Please submit a Request for Quotation (RFQ) for AD5305BRM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD5305BRM reliable?
The price and inventory of AD5305BRM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD5305BRM is usually 5 days.
3.What payment methods are accepted for AD5305BRM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD5305BRM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD5305BRM?
AD5305BRM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD5305BRM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD5305BRM?
For technical support, including AD5305BRM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD5305BRM requirements.
6.How does Aetrix verify that AD5305BRM is sourced from the original manufacturer or authorized distributors?
All AD5305BRM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD5305BRM meets industry standards.
7.What is the process for return or replacement of AD5305BRM?
All AD5305BRM units undergo pre-shipment inspection (PSI). If there is an issue with AD5305BRM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD5305BRM part is unused and in its original packaging.
Return procedure for AD5305BRM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD5305BRM Tags

-
MCP47A1T-A0E/LT
Microchip Technology

-
MCP4706A0T-E/CH
Microchip Technology
-
MCP4716A0T-E/MAY
Microchip Technology

-
MCP4716A0T-E/CH
Microchip Technology

-
MCP4726A0T-E/CH
Microchip Technology

-
MCP4725A0T-E/CH
Microchip Technology

-
MCP4725A1T-E/CH
Microchip Technology

-
MCP4725A2T-E/CH
Microchip Technology

-
MCP4726A1T-E/CH
Microchip Technology

-
MCP4726A3T-E/CH
Microchip Technology

-
MCP4726A2T-E/CH
Microchip Technology
-
MCP4726A0T-E/MAY
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

