Analog Devices Inc. AD5337BRM
- Part No.:
- AD5337BRM
- Manufacturer:
- Analog Devices Inc.
- Category:
- Digital to Analog Converters (DAC)
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
AD5337BRM.pdf
- Description:
- IC DAC 8BIT DUAL 2-WIRE 8-MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,902
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD5337BRM from Analog Devices is a dual 8-bit buffered voltage-output DAC with I²C-compatible 2-wire interface, operating from 2.5 V to 5.5 V supply and consuming only 250 μA at 3 V. It delivers rail-to-rail output swing (0 V to VDD), features simultaneous update via LDAC, power-on reset to 0 V, and three power-down modes - ideal for portable instrumentation requiring precise dual-channel analog control.
For engineers reviewing the AD5337BRM datasheet, AD5337BRM pinout, AD5337BRM application, or AD5337BRM equivalent, this page provides verified specifications including monotonic 8-bit performance (±0.15 LSB relative accuracy), 6 μs settling time, 0.7 V/μs slew rate, and MSOP-8 package compatibility - all critical for battery-powered gain/offset adjustment and programmable voltage source designs.
Technical Context
The AD5337BRM implements two independent resistor-string DAC cores, each followed by a rail-to-rail output buffer amplifier. Its 2-wire interface supports up to 400 kHz clock rates and SMBus compatibility below 3.6 V, with address selection via A0 pin enabling multi-device bus configuration.
Reference input (REFIN) is shared between both DACs and accepts 0.25 V to VDD, while internal power-on reset ensures both outputs initialize to 0 V. Double-buffered registers allow asynchronous loading and synchronized LDAC-triggered updates, and power-down modes reduce current to 80 nA at 3 V with configurable output impedance states.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 8 bits - defines 256 discrete output levels per channel for coarse-to-fine analog control granularity. |
| Relative Accuracy | ±0.15 LSB (A grade) - guarantees tight monotonic transfer function across full code range without missing codes. |
| Supply Current | 250 μA @ 3 V - enables >1-year operation in coin-cell–powered devices with typical 1.5 mW total power at 5 V. |
| Output Settling Time | 6 μs (¼ to ¾ scale) - supports dynamic waveform generation up to ~150 kHz update rate per channel. |
| Slew Rate | 0.7 V/μs - ensures stable step response into 2 kΩ//200 pF loads without overshoot in closed-loop systems. |
| Power-Down Current | 80 nA @ 3 V - reduces standby power to sub-μW level, critical for always-on sensor biasing applications. |
| Operating Temperature | −40°C to +105°C - qualified for industrial and automotive under-hood environments without derating. |
Pinout & Package
AD5337BRM is housed in an 8-lead MSOP package (3.0 mm × 3.0 mm, 0.65 mm pitch) with exposed pad for thermal enhancement. Pin assignments are validated per Analog Devices Rev. C datasheet Figure 3 and Table 5.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD (Pin 1) | Power supply input | Accepts 2.5 V–5.5 V single supply; requires local 100 nF ceramic decoupling to GND for noise immunity. |
| VOUTA (Pin 2) | DAC A buffered analog output | Rail-to-rail output (0 V to VDD); drives 2 kΩ load with ±25 mA short-circuit capability at 5 V. |
| VOUTB (Pin 3) | DAC B buffered analog output | Independent of VOUTA; simultaneous update enabled via LDAC function in serial command. |
| REFIN (Pin 4) | Shared reference input | Unbuffered input (45 kΩ impedance); sets full-scale range for both DACs; supports 0.25 V–VDD. |
| GND (Pin 5) | Analog/digital ground reference | Single ground plane required; connects internally to substrate and output amplifier bias networks. |
| SDA (Pin 6) | Bidirectional I²C data line | Open-drain interface; requires external pull-up (typically 4.7 kΩ to VDD); supports readback of register contents. |
| SCL (Pin 7) | I²C clock input | Accepts up to 400 kHz clock; timing compliant with SMBus when VDD < 3.6 V; glitch-filtered for noise rejection. |
| A0 (Pin 8) | Slave address LSB | Hardwired high/low to select 7-bit I²C address (0x2C or 0x2D); enables dual AD5337BRM on same bus. |
Key Features
| Feature | Design Value |
|---|---|
| Double-buffered input logic | Enables asynchronous register loading and synchronous LDAC-triggered output update - eliminates output glitches during multi-DAC coordination. |
| Software clear facility | Resets both DAC and input registers to 0x00 via command - ensures deterministic zero-volt startup after firmware reset or brownout recovery. |
| Data readback capability | Allows host MCU to verify register contents over I²C - essential for safety-critical calibration and fault logging in medical instruments. |
| Rail-to-rail output amplifiers | Delivers full 0 V–VDD swing with 0.5 Ω DC output impedance - eliminates need for external op-amps in 0–3.3 V or 0–5 V control loops. |
| Three power-down modes | Configures output as high-Z, 1 kΩ-to-GND, or 100 kΩ-to-GND - preserves system bias points while minimizing leakage in sleep states. |
Applications
| Portable Battery-Powered Instruments | Digital Gain and Offset Adjustment |
|---|---|
Use Scenario: Handheld multimeter calibrating ADC reference and front-end amplifier bias during self-test. IC Role / Device Role / Timing Role: Dual DAC provides independent trim voltages for offset nulling (VOUTA) and gain scaling (VOUTB) under microcontroller I²C control. Use Value: 8-bit resolution and 0.7 V/μs slew rate enable fast, repeatable calibration sequences within 10 ms - extending battery life via 250 μA active current and 80 nA power-down mode. |
Use Scenario: Programmable gain amplifier (PGA) in IoT sensor node compensating for temperature-induced drift in thermistor bridge. IC Role / Device Role / Timing Role: AD5337BRM generates precision bias and feedback voltages to dynamically correct PGA stage errors in real time. Use Value: Simultaneous LDAC update ensures correlated gain/offset correction without transient mismatch - critical for sub-0.1% measurement accuracy. |
| Programmable Voltage Sources | Industrial Process Control |
Use Scenario: Lab-grade bench power supply generating user-defined CV/CC setpoints via touchscreen GUI. IC Role / Device Role / Timing Role: Dual-channel output serves as main voltage reference (VOUTA) and current-sense amplifier offset (VOUTB) in closed-loop regulation. Use Value: Rail-to-rail swing (0 V to VDD) and 2 kΩ drive capability eliminate external level-shifting circuitry - reducing BOM count and layout area. |
Use Scenario: PLC analog output module driving 4–20 mA transmitters and 0–10 V actuators in factory automation. IC Role / Device Role / Timing Role: Provides isolated, calibrated voltage references for current-loop DACs and analog multiplexers in modular I/O backplane. Use Value: −40°C to +105°C rating and guaranteed monotonicity ensure reliable operation across harsh industrial environments without recalibration. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual buffered voltage-output DAC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5338BRM | 10-bit resolution, ±0.5 LSB relative accuracy, 7 μs settling time - higher precision but increased code density and power (300 μA @ 3 V). | Required where finer control granularity is needed (e.g., high-resolution sensor linearization), not suitable for cost-sensitive 8-bit systems. | Select AD5338BRM only if design mandates <±0.5 LSB INL and can accommodate higher supply current and software register depth. |
| MCP4725A0T-E/CH | Single 12-bit DAC in SOT-23-6; no LDAC, no simultaneous update, no power-down modes; I²C address fixed at 0x60. | Limited to single-channel use; lacks dual-output coordination and ultra-low-power sleep states - unsuitable for synchronized dual-signal generation. | Choose MCP4725A0T-E/CH only for space-constrained single-DAC applications where simultaneous update and power-down are unnecessary. |
Compared with AD5337BRM, AD5338BRM offers higher resolution at the cost of increased power and complexity, while MCP4725A0T-E/CH sacrifices dual-channel functionality and low-power features for minimal footprint - making AD5337BRM optimal for balanced performance, power, and integration in portable dual-output systems.
Availability
AD5337BRM is available at Aetrix Electronics and suitable for portable instrumentation, digital calibration systems, and industrial analog output modules requiring stable component supply with guaranteed long-term manufacturability.
Supply support for AD5337BRM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The AD5337BRM belongs to the AD533x family of dual buffered DACs designed specifically for low-power, space-constrained applications demanding rail-to-rail output, I²C simplicity, and robust industrial temperature operation.
FAQ
What is the maximum clock frequency supported by the AD5337BRM 2-wire interface?
The AD5337BRM supports I²C-compatible 2-wire serial communication up to 400 kHz clock frequency (fSCL), as specified in Table 3 of the Rev. C datasheet. This allows efficient register writes and readbacks within tight timing budgets, and the interface remains SMBus-compatible when VDD is below 3.6 V - ensuring interoperability with standard microcontroller peripherals. The AD5337BRM maintains full functionality across its entire operating voltage range without clock rate derating.
Does the AD5337BRM include internal power-on reset functionality?
Yes, the AD5337BRM incorporates a dedicated power-on reset circuit that forces both DAC outputs to 0 V at power-up and holds them there until the first valid write command is received. This behavior is guaranteed across the full −40°C to +105°C temperature range and ensures deterministic startup in safety-critical systems. The AD5337BRM also supports software clear to reinitialize outputs to zero during runtime - providing dual-layer reset assurance.
Can both DAC outputs of the AD5337BRM be updated simultaneously?
Yes, the AD5337BRM supports simultaneous update of VOUTA and VOUTB using the LDAC (Load DAC) function. When LDAC is asserted low (via hardware pin or software command), both DAC registers transfer their contents to the respective output buffers in unison - eliminating inter-channel timing skew. This feature is essential for applications like differential signal generation or coordinated actuator control where output correlation must be preserved.
What are the power-down current specifications for the AD5337BRM?
The AD5337BRM achieves ultra-low power-down current of 80 nA at 3 V and 200 nA at 5 V, as confirmed in Table 1 of the Rev. C datasheet. This is enabled by three configurable power-down modes that disconnect the output amplifiers and disable internal bias networks. The AD5337BRM resumes full operation in ≤5 μs (at 3 V) after exit from power-down - making it ideal for duty-cycled sensor biasing and energy-harvesting systems.
Is the AD5337BRM pin-compatible with other members of the AD533x family?
No, the AD5337BRM is not pin-compatible with AD5338BRM or AD5339BRM despite sharing the same MSOP-8 package and identical pinout. While mechanical fit is identical, functional differences - including resolution-dependent timing, register map variations, and minor electrical parameter shifts - require firmware and validation updates. The AD5337BRM's 8-bit architecture, 6 μs settling time, and ±0.15 LSB accuracy are uniquely optimized for its target applications and must be verified independently.
AD5337BRM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Number of Bits:
- -
- Number of D/A Converters:
- -
- Settling Time:
- -
- Output Type:
- -
- Differential Output:
- -
- Data Interface:
- -
- Reference Type:
- -
- Voltage - Supply, Analog:
- -
- Voltage - Supply, Digital:
- -
- INL/DNL (LSB):
- -
- Architecture:
- -
- Operating Temperature:
- -
- Supplier Device Package:
- 8-MSOP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD5337BRM FAQ
1.How can I place an order for AD5337BRM through Aetrix?
Please submit a Request for Quotation (RFQ) for AD5337BRM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD5337BRM reliable?
The price and inventory of AD5337BRM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD5337BRM is usually 5 days.
3.What payment methods are accepted for AD5337BRM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD5337BRM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD5337BRM?
AD5337BRM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD5337BRM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD5337BRM?
For technical support, including AD5337BRM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD5337BRM requirements.
6.How does Aetrix verify that AD5337BRM is sourced from the original manufacturer or authorized distributors?
All AD5337BRM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD5337BRM meets industry standards.
7.What is the process for return or replacement of AD5337BRM?
All AD5337BRM units undergo pre-shipment inspection (PSI). If there is an issue with AD5337BRM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD5337BRM part is unused and in its original packaging.
Return procedure for AD5337BRM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD5337BRM Tags

-
MCP47A1T-A0E/LT
Microchip Technology

-
MCP4706A0T-E/CH
Microchip Technology
-
MCP4716A0T-E/MAY
Microchip Technology

-
MCP4716A0T-E/CH
Microchip Technology

-
MCP4726A0T-E/CH
Microchip Technology

-
MCP4725A0T-E/CH
Microchip Technology

-
MCP4725A1T-E/CH
Microchip Technology

-
MCP4725A2T-E/CH
Microchip Technology

-
MCP4726A1T-E/CH
Microchip Technology

-
MCP4726A3T-E/CH
Microchip Technology

-
MCP4726A2T-E/CH
Microchip Technology
-
MCP4726A0T-E/MAY
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

