Analog Devices Inc. AD5663BCPZ-R2
- Part No.:
- AD5663BCPZ-R2
- Manufacturer:
- Analog Devices Inc.
- Category:
- Digital to Analog Converters (DAC)
- Package:
- 10-VFDFN Exposed Pad, CSP
- Datasheet:
-
AD5663BCPZ-R2.pdf
- Description:
- IC DAC 16BIT V-OUT 10LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:4,484
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD5663BCPZ-R2 from Analog Devices is a dual-channel, 16-bit buffered voltage-output DAC operating from a single 2.7 V to 5.5 V supply, delivering rail-to-rail output swing, ±12 LSB relative accuracy, and 7 μs settling time. It serves as a precision programmable voltage source in closed-loop control and calibration circuits requiring stable, low-drift analog outputs.
For engineers reviewing the AD5663BCPZ-R2 datasheet, AD5663BCPZ-R2 pinout, AD5663BCPZ-R2 application, or AD5663BCPZ-R2 equivalent, key selection considerations include guaranteed monotonicity, per-channel power-down (480 nA at 5 V), hardware LDAC/CLR functions, SPI-compatible 50 MHz serial interface, and support for external reference scaling.
Technical Context
The AD5663BCPZ-R2 implements a resistor string DAC architecture with on-chip rail-to-rail output amplifiers per channel, enabling full 0 V to VDD output range. Its 24-bit serial interface supports command-address-data framing with dedicated LDAC and asynchronous CLR inputs for synchronized updates and zero-scale reset.
Power-on reset ensures outputs power up to zero scale (not midscale), and software-selectable power-down modes reduce IDD to 0.48 μA per channel. The device requires an external reference (0.75 V to VDD) and exhibits DC crosstalk of ≤10 μV between channels under full-scale transitions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 16 bits - delivers 65,536 discrete output levels per channel for high-precision voltage programming. |
| Relative Accuracy | ±12 LSB max - ensures end-point linearity error ≤ ±0.018% FSR, critical for calibration-grade signal generation. |
| Settling Time | 7 μs max (1/4 to 3/4 scale) - enables fast update rates in real-time control loops without output overshoot. |
| Supply Current | 250 μA typical (normal mode), 0.48 μA (power-down) - supports battery-powered instrumentation with multi-year runtime. |
| Output Range | 0 V to VDD - rail-to-rail operation eliminates need for level-shifting circuitry in single-supply systems. |
| Serial Interface | 3-wire SPI/QSPI/MICROWIRE compatible, 50 MHz max clock - interfaces directly with ARM Cortex-M, DSP, and FPGA controllers. |
| Reference Input | 0.75 V to VDD, 170–200 μA input current - allows flexible scaling using external precision references or VDD itself. |
Pinout & Package
AD5663BCPZ-R2 is packaged in a 10-lead, 3 mm × 3 mm LFCSP_WD (lead-frame chip-scale package) with exposed pad. The package supports thermal performance of θJA = 61°C/W on a 4-layer board and requires the exposed pad to be connected to GND for optimal EMI suppression and thermal dissipation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VOUTA | Analog output A | Rail-to-rail buffered voltage output from DAC A; drives 2 kΩ || 200 pF loads with ≤7 μs settling. |
| VOUTB | Analog output B | Independent rail-to-rail buffered voltage output from DAC B; isolated from VOUTA by ≤10 μV DC crosstalk. |
| GND | Analog/digital ground reference | Common return path for all internal circuitry; must be low-impedance and tied to system ground plane. |
| LDAC | Load DAC control | Asynchronous active-low input that simultaneously updates both DAC registers when pulsed low. |
| CLR | Asynchronous clear | Falling-edge-triggered reset that forces zero scale into both input and DAC registers, clearing outputs to 0 V. |
| SYNC | Frame synchronization | Active-low enable for serial interface; initiates 24-bit data transfer on falling edge and acts as interrupt if raised early. |
| SCLK | Serial clock input | Falling-edge clock for DIN data; supports up to 50 MHz operation for high-throughput configuration. |
| DIN | Serial data input | 24-bit shift register input carrying command, address, and 16-bit DAC data; latched on SCLK falling edges. |
| VREF | Reference voltage input | External reference source (0.75 V to VDD); sets full-scale output range; draws 170–200 μA. |
| VDD | Power supply | Single 2.7 V to 5.5 V supply; requires 10 µF + 0.1 µF decoupling to GND for stable operation. |
Key Features
| Feature | Design Value |
|---|---|
| Dual 16-bit monotonic DAC | Guaranteed monotonic by resistor-string architecture - eliminates code-dependent nonmonotonic behavior in feedback paths. |
| Hardware LDAC and CLR | Simultaneous output update or zero-scale reset without software intervention - essential for deterministic timing in safety-critical systems. |
| Per-channel power-down | Reduces current to 0.48 μA per channel at 5 V - enables dynamic channel disabling in multi-DAC systems to minimize quiescent power. |
| Rail-to-rail output amplifier | Drives full 0 V to VDD range into 2 kΩ || 200 pF - eliminates external op-amps for most industrial voltage-setting applications. |
| 7 μs settling time | Meets 1/4–3/4 scale settling to ±2 LSB - supports >100 kSPS update rates in closed-loop servo and waveform synthesis. |
Applications
| Process Control | Data Acquisition Systems |
|---|---|
Use Scenario: Precise setpoint generation for PID temperature controllers in PLC modules. IC Role / Device Role / Timing Role: Dual-channel voltage source generating independent heater and sensor bias voltages synchronized via LDAC. Use Value: ±12 LSB linearity ensures <0.02% FSR gain error stability over −40°C to +105°C, reducing recalibration frequency. |
Use Scenario: Offset/gain calibration of 16-bit ADC front-ends in portable test equipment. IC Role / Device Role / Timing Role: Programmable reference generator for auto-zeroing and channel matching during self-test sequences. Use Value: 7 μs settling enables full calibration cycle completion within 20 μs, supporting >50 kSPS system throughput. |
| Portable Battery-Powered Instruments | Digital Gain and Offset Adjustment |
Use Scenario: Low-power sensor excitation in handheld gas analyzers with 10-year battery life target. IC Role / Device Role / Timing Role: Dual DAC supplying regulated bias currents to electrochemical sensors while minimizing standby current. Use Value: 0.48 μA per-channel power-down current extends battery life by >3× versus non-power-down alternatives. |
Use Scenario: Real-time correction of amplifier drift in medical ECG front-ends. IC Role / Device Role / Timing Role: Two independent 16-bit DACs adjusting differential gain and common-mode offset in analog signal chain. Use Value: Guaranteed monotonicity prevents transient glitches during dynamic gain switching, preserving signal integrity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel voltage-output DAC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5663BRMZ-REEL7 | Same die, but in 10-lead MSOP package (4.9 mm × 3.0 mm vs. 3.0 mm × 3.0 mm); higher θJA (142°C/W). | Preferred where PCB reworkability or hand-soldering is required; less suitable for ultra-dense layouts. | Select AD5663BCPZ-R2 for space-constrained, thermally demanding applications; choose AD5663BRMZ-REEL7 for prototyping or lower-volume assembly. |
| AD5662BRMZ-REEL7 | Single-channel, pin-compatible variant; identical specs except mono output and missing VOUTB pin functionality. | Applicable only when one DAC channel suffices; cannot replace dual-channel operation without redesign. | Use AD5663BCPZ-R2 when simultaneous independent control of two analog outputs is required; AD5662BRMZ-REEL7 is a cost-optimized alternative for single-output use cases. |
Compared with AD5663BRMZ-REEL7, AD5663BCPZ-R2 offers superior thermal performance and smaller footprint, while AD5662BRMZ-REEL7 reduces channel count and cost but eliminates dual-output capability entirely.
Availability
AD5663BCPZ-R2 is available at Aetrix Electronics and suitable for process control, portable instrumentation, and data acquisition systems requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for AD5663BCPZ-R2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The AD5663BCPZ-R2 belongs to the nanoDAC® family-designed specifically for precision, low-power, and small-footprint voltage-setting applications in industrial, instrumentation, and medical systems.
FAQ
What is the power-up state of the AD5663BCPZ-R2 outputs?
The AD5663BCPZ-R2 features a power-on reset circuit that forces both VOUTA and VOUTB to 0 V (zero scale) upon power application and holds them there until the first valid write occurs. This behavior is fixed for the AD5663BCPZ-R2 variant and differs from the AD5663BRMZ-1, which powers up to midscale. No external initialization sequence is needed to ensure safe startup.
Does the AD5663BCPZ-R2 require an external reference voltage?
Yes, the AD5663BCPZ-R2 requires an external reference voltage applied to the VREF pin to define its output full-scale range. The reference must be between 0.75 V and VDD, and the device draws 170–200 μA from this source. Using VDD as the reference is permitted but limits output resolution due to supply noise and drift; precision applications demand a low-noise, low-drift external reference.
Can the AD5663BCPZ-R2 drive capacitive loads?
Yes, the AD5663BCPZ-R2 output amplifiers are stable with capacitive loads up to 2 nF when unloaded (RL = ∞) and up to 10 nF when driving a 2 kΩ load to GND. For loads exceeding these values, external isolation resistors or compensation networks are required to prevent peaking or oscillation, as confirmed by Figure 23 in the AD5663 datasheet Rev. A.
How does the LDAC function work on the AD5663BCPZ-R2?
The LDAC pin on the AD5663BCPZ-R2 is an asynchronous, active-low control that simultaneously updates both DAC registers with data previously loaded into their respective input registers. A low pulse on LDAC transfers contents from input registers to DAC registers, causing immediate analog output changes on both VOUTA and VOUTB. LDAC can also be tied permanently low for automatic update on every write.
What is the maximum clock rate supported by the AD5663BCPZ-R2 serial interface?
The AD5663BCPZ-R2 supports a maximum SCLK frequency of 50 MHz across its full 2.7 V to 5.5 V supply range, as specified in Table 4 (Timing Characteristics) of the Rev. A datasheet. This allows complete 24-bit writes in under 500 ns, enabling high-speed configuration in FPGA- or DSP-based systems without bottlenecking the control interface.
AD5663BCPZ-R2 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- nanoDAC®
- Package/Case:
- 10-VFDFN Exposed Pad, CSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Number of Bits:
- 16
- Number of D/A Converters:
- 2
- Settling Time:
- 7µs
- Output Type:
- Voltage - Buffered
- Differential Output:
- No
- Data Interface:
- SPI, DSP
- Reference Type:
- External
- Voltage - Supply, Analog:
- 2.7V ~ 5.5V
- Voltage - Supply, Digital:
- 2.7V ~ 5.5V
- INL/DNL (LSB):
- ±6, ±1 (Max)
- Architecture:
- String DAC
- Operating Temperature:
- -40°C ~ 105°C
- Supplier Device Package:
- 10-LFCSP-WD (3x3)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD5663BCPZ-R2 FAQ
1.How can I place an order for AD5663BCPZ-R2 through Aetrix?
Please submit a Request for Quotation (RFQ) for AD5663BCPZ-R2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD5663BCPZ-R2 reliable?
The price and inventory of AD5663BCPZ-R2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD5663BCPZ-R2 is usually 5 days.
3.What payment methods are accepted for AD5663BCPZ-R2?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD5663BCPZ-R2 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD5663BCPZ-R2?
AD5663BCPZ-R2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD5663BCPZ-R2 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD5663BCPZ-R2?
For technical support, including AD5663BCPZ-R2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD5663BCPZ-R2 requirements.
6.How does Aetrix verify that AD5663BCPZ-R2 is sourced from the original manufacturer or authorized distributors?
All AD5663BCPZ-R2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD5663BCPZ-R2 meets industry standards.
7.What is the process for return or replacement of AD5663BCPZ-R2?
All AD5663BCPZ-R2 units undergo pre-shipment inspection (PSI). If there is an issue with AD5663BCPZ-R2, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD5663BCPZ-R2 part is unused and in its original packaging.
Return procedure for AD5663BCPZ-R2:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD5663BCPZ-R2 Tags

-
MCP47A1T-A0E/LT
Microchip Technology

-
MCP4706A0T-E/CH
Microchip Technology
-
MCP4716A0T-E/MAY
Microchip Technology

-
MCP4716A0T-E/CH
Microchip Technology

-
MCP4726A0T-E/CH
Microchip Technology

-
MCP4725A0T-E/CH
Microchip Technology

-
MCP4725A1T-E/CH
Microchip Technology

-
MCP4725A2T-E/CH
Microchip Technology

-
MCP4726A1T-E/CH
Microchip Technology

-
MCP4726A3T-E/CH
Microchip Technology

-
MCP4726A2T-E/CH
Microchip Technology
-
MCP4726A0T-E/MAY
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

