Analog Devices Inc. AD569KNZ
- Part No.:
- AD569KNZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Digital to Analog Converters (DAC)
- Package:
- 28-DIP (0.600", 15.24mm)
- Datasheet:
-
AD569KNZ.pdf
- Description:
- IC DAC 16BIT V-OUT 28DIP
- Quantity:
- Payment:

- Shipping:

Inventory:166
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD569KNZ from Analog Devices is a monolithic 16-bit voltage-output digital-to-analog converter (DAC) fabricated in BiMOS II process, delivering guaranteed 16-bit monotonicity, ±0.024% integral nonlinearity (INL), ±1/2 LSB differential nonlinearity (DNL), and 3 µs settling time to ±0.001% of full scale. It operates with ±12 V supplies and supports unipolar/bipolar output ranges up to ±5 V, serving precision closed-loop positioning and high-resolution ADC subsystems.
For engineers reviewing the AD569KNZ datasheet, AD569KNZ pinout, AD569KNZ application, or AD569KNZ equivalent, key selection considerations include its voltage-segmented architecture for temperature-stable monotonicity, Kelvin reference force/sense terminals for gain accuracy under wiring resistance, double-buffered 8-/16-bit bus interface, and MIL-STD-883-compliant K-grade operation from 0°C to +70°C in 28-pin plastic DIP package.
Technical Context
The AD569KNZ implements a two-stage resistor-string subranging architecture: the 8 MSBs select one of 256 segments on the first string, whose endpoints are buffered by high-CMRR amplifiers A1/A2, while the 8 LSBs select a tap on the second string driven by those buffered voltages. This leap-frog buffer topology guarantees monotonicity across segment boundaries despite amplifier offset.
Its multiplying DAC transfer function VOUT = D·VREF supports both DC and AC references, with dedicated +VREF Force/Sense and –VREF Force/Sense pins enabling <10 µV offset drift contribution from PCB trace resistance. The on-chip output buffer delivers ±5 V into 1 kΩ and drives up to 1000 pF capacitive loads without instability.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 16 bits - Full binary word length defining 65,536 discrete output steps over full-scale range. |
| Integral Nonlinearity (INL) | ±0.024% FSR - Maximum deviation from ideal transfer curve at +25°C, enabling <±1.2 mV error in ±5 V span. |
| Differential Nonlinearity (DNL) | ±1/2 LSB - Ensures monotonic output response across all codes, critical for control loop stability. |
| Settling Time | 3 µs to ±0.001% FS - Output stabilizes within 152 nV of final value after full-scale step, supporting >300 kSPS update rates. |
| Reference Interface | +VREF/–VREF Force & Sense - Dual-terminal Kelvin connections eliminate gain error from PCB trace resistance up to 25 Ω. |
| Supply Voltage | ±10.8 V to ±13.2 V - Operates across ±12 V ±10% tolerance, with power supply sensitivity <±0.5 ppm/% for full-scale accuracy. |
| Output Drive | ±5 V into 1 kΩ, 1000 pF - On-chip buffer eliminates need for external op-amp in most precision applications. |
Pinout & Package
AD569KNZ is packaged in a 28-pin plastic DIP (N-28) with 0.6-inch width and through-hole mounting. Pin functions are validated per Analog Devices AD569 datasheet Rev. A (1993), including dual-reference Kelvin terminals and TTL/CMOS-compatible control inputs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Pin 1 (+VS) | Positive Supply | Connects to +10.8 V to +13.2 V rail; powers analog core and output buffer. |
| Pin 2 (+VREF Sense) | Reference Sense Input | Kelvin return for +VREF Force (Pin 3); rejects voltage drop in PCB traces. |
| Pin 3 (+VREF Force) | Reference Force Input | Drives +VREF voltage to first resistor string; paired with Pin 2 for gain accuracy. |
| Pin 15 (–VREF Force) | Reference Force Input | Drives –VREF voltage; paired with Pin 16 for bipolar zero-point stability. |
| Pin 16 (–VREF Sense) | Reference Sense Input | Kelvin return for –VREF Force; enables <±0.04% bipolar zero error over temperature. |
| Pin 17 (VOUT) | Analog Output | Buffered voltage output ranging –5 V to +5 V; capable of sourcing/sinking 5 mA. |
| Pin 18 (GND) | Analog Ground | Common reference for analog circuitry; must be star-connected to minimize noise coupling. |
| Pin 28 (–VS) | Negative Supply | Connects to –10.8 V to –13.2 V rail; powers negative half of analog core. |
Key Features
| Feature | Design Value |
|---|---|
| Voltage-segmented architecture | Guarantees 16-bit monotonicity over –55°C to +125°C via leap-frog buffer taps at segment boundaries. |
| Kelvin reference force/sense | Eliminates gain error from PCB trace resistance; preserves ±0.024% INL even with 20 Ω wiring resistance. |
| Double-buffered 8-/16-bit interface | Supports asynchronous loading of multiple DACs and simultaneous update via shared LDAC signal. |
| On-chip output buffer | Drives ±5 V into 1 kΩ load and 1000 pF capacitance without external compensation components. |
| Multiplying DAC capability | Accepts AC or DC reference signals; feedthrough error <–100 dB up to 10 kHz for precision waveform synthesis. |
Applications
| Robotics Position Control | Closed-Loop Servo Systems |
|---|---|
Use Scenario: High-precision joint actuation in industrial robotic arms requiring sub-arcminute repeatability. IC Role / Device Role / Timing Role: Voltage-output DAC generating analog command signals for servo motor drivers with 16-bit resolution. Use Value: ±0.024% INL ensures <±1.2 mV output error in ±5 V span, directly translating to <0.007° angular error at end-effector. |
Use Scenario: Real-time feedback correction in aerospace flight control surfaces using resolver-based position sensing. IC Role / Device Role / Timing Role: Subranging DAC in hybrid ADC/DAC loop compensating for sensor nonlinearity and thermal drift. Use Value: 3 µs settling enables >300 kSPS closed-loop bandwidth, maintaining stability under 100 Hz mechanical resonance. |
| High-Resolution Data Acquisition | Military-Grade Test Equipment |
Use Scenario: Calibration source for 16-bit SAR ADCs in metrology-grade digitizers used in semiconductor wafer probing. IC Role / Device Role / Timing Role: Precision reference generator providing known analog stimuli for INL/DNL characterization. Use Value: Guaranteed monotonicity and ±1/2 LSB DNL allow unambiguous identification of ADC code transitions without missing codes. |
Use Scenario: Signal generation module in MIL-STD-883-compliant automatic test equipment for avionics subsystem validation. IC Role / Device Role / Timing Role: Ruggedized DAC operating from –25°C to +85°C in ceramic DIP variants (AD/BD grades). Use Value: AD569KNZ's K-grade plastic DIP offers commercial reliability with MIL-STD-883 screening option for extended life-cycle assurance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit voltage-output DAC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD568KN | 14-bit resolution, ±0.05% INL, same 28-pin DIP package and BiMOS II process. | Limited to applications where 16-bit monotonicity is not required, e.g., audio DAC front-ends. | Select AD568KN only when cost reduction outweighs resolution loss and INL degradation. |
| AD768AN | 16-bit, ±0.003% INL, but requires external op-amp for output buffering and lacks Kelvin reference sense. | Suitable for ultra-high-accuracy lab instruments where board space allows external amplification. | Choose AD768AN when absolute linearity dominates over integration and layout simplicity. |
Compared with AD569KNZ, AD568KN trades 2 bits of resolution and relaxed INL for lower cost and power, while AD768AN achieves superior linearity at the expense of increased BOM count, PCB area, and design complexity due to external buffering and no Kelvin reference support.
Availability
AD569KNZ is available at Aetrix Electronics and suitable for robotics position control, closed-loop servo systems, high-resolution data acquisition, military-grade test equipment, and precision calibration instrumentation requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for AD569KNZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, founded in 1965 and headquartered in Wilmington, MA.
The AD569 belongs to Analog Devices' precision DAC product line, designed specifically for applications demanding guaranteed monotonicity, low drift, and Kelvin-referenced accuracy in industrial automation, aerospace, and test & measurement systems.
FAQ
What is the guaranteed integral nonlinearity specification for AD569KNZ at +25°C?
The AD569KNZ has a guaranteed integral nonlinearity (INL) of ±0.024% full-scale range (FSR) at +25°C, corresponding to ±1.2 mV error in a ±5 V output span. This specification is tested on all production units during final electrical test and reflects the device's voltage-segmented architecture that maintains monotonicity across temperature and time. The AD569KNZ datasheet confirms this value under typical operating conditions (+VS = +12 V, –VS = –12 V, +VREF = +5 V, –VREF = –5 V).
Does AD569KNZ support both unipolar and bipolar output configurations?
Yes, AD569KNZ supports both unipolar and bipolar output configurations through its dual-reference input structure. With +VREF = +5 V and –VREF = 0 V, it delivers 0 V to +10 V unipolar output; with +VREF = +5 V and –VREF = –5 V, it delivers –5 V to +5 V bipolar output. The AD569KNZ uses offset-binary coding, so digital code 0000H yields –VREF and FFFFH yields +VREF. Its Kelvin force/sense terminals preserve accuracy in both modes despite PCB trace resistance.
What package type and pin count does AD569KNZ use?
AD569KNZ is supplied in a 28-pin plastic dual in-line package (DIP) with 0.6-inch body width and through-hole mounting. The "N" suffix in KNZ denotes the N-28 package variant, confirmed in the AD569 ordering guide. This package includes dedicated pins for +VREF Force/Sense (Pins 3/2), –VREF Force/Sense (Pins 15/16), analog ground (Pin 18), and dual supply rails (Pins 1 and 28), enabling precise layout for high-accuracy applications.
How does the AD569KNZ achieve guaranteed 16-bit monotonicity?
AD569KNZ achieves guaranteed 16-bit monotonicity through its voltage-segmented architecture with leap-frog buffer amplifiers. The 8 MSBs select one of 256 resistor string segments, and high-CMRR buffers A1/A2 connect to segment endpoints-jumping across boundaries to avoid discontinuities caused by amplifier offset. This topology ensures output never decreases with increasing digital code, even over –55°C to +125°C, as verified in AD569KNZ production testing per MIL-STD-883 requirements.
Can AD569KNZ operate with an AC reference signal for waveform generation?
Yes, AD569KNZ is explicitly designed as a multiplying DAC and fully supports AC reference signals for precision waveform synthesis. Its multiplying feedthrough error remains below –100 dB up to 10 kHz when referenced to a 1 V rms sine wave, as measured in the AD569KNZ AC performance section. The device maintains 16-bit resolution and low glitch impulse (500 nV-sec typ) under these conditions, making it suitable for function generators and arbitrary waveform applications requiring clean spectral purity.
AD569KNZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 28-DIP (0.600", 15.24mm)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Number of Bits:
- 16
- Number of D/A Converters:
- 1
- Settling Time:
- 6µs
- Output Type:
- Voltage - Buffered
- Differential Output:
- No
- Data Interface:
- Parallel
- Reference Type:
- External
- Voltage - Supply, Analog:
- ±10.8V ~ 13.2V
- Voltage - Supply, Digital:
- -
- INL/DNL (LSB):
- ±0.020, ±0.5
- Architecture:
- Segmented DAC
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 28-PDIP
- Mounting Type:
- Through Hole
- Grade:
- -
- Qualification:
- -
AD569KNZ FAQ
1.How can I place an order for AD569KNZ through Aetrix?
Please submit a Request for Quotation (RFQ) for AD569KNZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD569KNZ reliable?
The price and inventory of AD569KNZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD569KNZ is usually 5 days.
3.What payment methods are accepted for AD569KNZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD569KNZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD569KNZ?
AD569KNZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD569KNZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD569KNZ?
For technical support, including AD569KNZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD569KNZ requirements.
6.How does Aetrix verify that AD569KNZ is sourced from the original manufacturer or authorized distributors?
All AD569KNZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD569KNZ meets industry standards.
7.What is the process for return or replacement of AD569KNZ?
All AD569KNZ units undergo pre-shipment inspection (PSI). If there is an issue with AD569KNZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD569KNZ part is unused and in its original packaging.
Return procedure for AD569KNZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD569KNZ Tags

-
MCP47A1T-A0E/LT
Microchip Technology

-
MCP4706A0T-E/CH
Microchip Technology
-
MCP4716A0T-E/MAY
Microchip Technology

-
MCP4716A0T-E/CH
Microchip Technology

-
MCP4726A0T-E/CH
Microchip Technology

-
MCP4725A0T-E/CH
Microchip Technology

-
MCP4725A1T-E/CH
Microchip Technology

-
MCP4725A2T-E/CH
Microchip Technology

-
MCP4726A1T-E/CH
Microchip Technology

-
MCP4726A3T-E/CH
Microchip Technology

-
MCP4726A2T-E/CH
Microchip Technology
-
MCP4726A0T-E/MAY
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

