My Inquiry
My Account
Analog Devices Inc. AD600ARZ
- Part No.:
- AD600ARZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
AD600ARZ.pdf
- Description:
- IC VARIABLE GAIN 2 CIRC 16SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:659
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD600ARZ from Analog Devices is a dual-channel, low-noise, wideband variable gain amplifier (VGA) optimized for ultrasound time-gain control and precision analog signal conditioning. It delivers 0 dB to 40 dB linear-in-dB gain per channel, 1.4 nV/√Hz input noise, 35 MHz −3 dB bandwidth, and ±2 ns group delay stability across gain settings - enabling high-fidelity signal amplification in medical imaging front-ends.
For engineers reviewing the AD600ARZ datasheet, AD600ARZ pinout, AD600ARZ application, or AD600ARZ equivalent, this page provides verified technical context, validated pin functions, real-world application mappings, and confirmed alternative options - all grounded in the official Rev. F datasheet and Analog Devices' product specifications.
Technical Context
The AD600ARZ implements Analog Devices' proprietary X-AMP® architecture: each channel combines a laser-trimmed 7-stage R-2R passive attenuator (0 dB to −42.14 dB, 6.02 dB/stage) followed by a fixed-gain amplifier (41.07 dB). This topology decouples gain control from signal path dynamics, ensuring flat frequency response and low distortion independent of gain setting.
Its fully differential gain-control interface (32 dB/V scaling, 15 MΩ input impedance, <1 μs response) and independent TTL/CMOS-compatible gating inputs (GAT1/GAT2) support precise, low-feedthrough signal blanking - critical for beam-forming in phased-array ultrasound systems where channel synchronization and noise floor integrity are essential.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain Range | 0 dB to +40 dB per channel - enables precise time-gain compensation over long acoustic paths without dynamic range compression. |
| Input Noise Density | 1.4 nV/√Hz - ensures minimal degradation of weak echo signals in ultrasound receivers. |
| −3 dB Bandwidth | 35 MHz - supports wideband RF/IF signal conditioning up to 10 MHz with ±0.5 dB flatness. |
| Group Delay Variation | ±2 ns across full gain and 1–10 MHz - preserves pulse fidelity and timing alignment in multi-channel systems. |
| THD @ ±1 V | −60 dBc into 200 Ω + 5 pF - meets linearity requirements for high-resolution ADC driving at 10 MHz. |
| Supply Current | 12.5 mA per channel at ±5 V - enables dual-channel operation within 125 mW total power budget. |
| Gain Accuracy | ±0.3 dB absolute error - eliminates need for per-channel calibration in production TGC modules. |
Pinout & Package
AD600ARZ is housed in a 16-lead SOIC package (body width 7.5 mm), rated for −40°C to +85°C operation (A-grade). Pinout conforms to standard Analog Devices dual-VGA layout with independent signal, gain-control, and gating terminals per channel.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| C1LO / C2LO | CH1/CH2 gain-control low input | Differential reference for 32 dB/V attenuation control; sets gain reduction polarity when paired with C1HI/C2HI. |
| C1HI / C2HI | CH1/CH2 gain-control high input | Primary gain-setting node; voltage difference vs. CxLO determines attenuation level with ±625 mV full-scale range. |
| A1HI / A2HI | CH1/CH2 signal input high | Differential input terminal; accepts ±1.4 V peak signals with 100 Ω matched input impedance. |
| A1LO / A2LO | CH1/CH2 signal input low | Input ground reference; must be connected directly to source ground to maintain gain accuracy and CMRR. |
| GAT1 / GAT2 | CH1/CH2 gating control | TTL/CMOS-compatible enable/disable; asserts output to within ±10 mV of A1CM/A2CM when high. |
| A1OP / A2OP | CH1/CH2 output | Single-ended output capable of ±2.5 V into ≥500 Ω; drives ADC inputs or downstream filters with low feedthrough. |
| A1CM / A2CM | CH1/CH2 output common | Output ground reference; connects to load ground to define output DC level and maximize PSRR. |
| VPOS / VNEG | Positive/negative supply | ±4.75 V to ±5.25 V dual supply; supports rail-to-rail output swing and stable biasing of internal X-AMP stages. |
Key Features
| Feature | Design Value |
|---|---|
| Linear-in-dB gain control | 32 dB/V scaling with ±0.2 dB deviation - enables direct DAC-driven gain programming without lookup tables or calibration. |
| Independent channel gating | 0.3 μs on/off response and <±100 mV gated-off offset - suppresses inter-channel crosstalk during beam steering in ultrasound arrays. |
| X-AMP® architecture | Passive R-2R attenuator + fixed-gain amplifier - isolates large-signal handling from gain-setting circuitry, preserving THD and SNR across 40 dB range. |
| Stable group delay | ±2 ns variation from 1–10 MHz at all gains - maintains phase coherence between channels for synthetic aperture processing. |
| Low-noise input stage | 1.4 nV/√Hz input-referred noise with 100 Ω laser-trimmed input resistance - optimizes SNR when interfacing with low-Z transducer preamps. |
Applications
| Ultrasound Time-Gain Control (TGC) | High-Speed ADC Driver |
|---|---|
|
Use Scenario: Amplifying weak, depth-dependent echo signals from piezoelectric transducers in diagnostic ultrasound systems. IC Role / Device Role / Timing Role: Dual-channel VGA providing synchronized, programmable gain compensation to normalize signal amplitude across echo time-of-flight. Use Value: Enables 40 dB dynamic range coverage with <±0.3 dB gain error and ±2 ns inter-channel delay matching - critical for B-mode image contrast and spatial resolution. |
Use Scenario: Conditioning analog IF or baseband signals prior to sampling by 10–14-bit, 20+ MSPS ADCs in communications or instrumentation. IC Role / Device Role / Timing Role: Precision gain-scaling buffer with flat 35 MHz bandwidth and −60 dBc THD at 10 MHz. Use Value: Delivers ±2.5 V output swing into 500 Ω while maintaining SNR >76 dB (1 MHz BW), reducing quantization noise impact on effective resolution. |
| RF/IF Automatic Gain Control | Low-Noise Preamplifier Stage |
|
Use Scenario: Maintaining constant signal level in wideband RF receiver chains subject to fading or variable antenna coupling. IC Role / Device Role / Timing Role: Dual-path AGC element with independent gain control and fast gating for channel selection or interference blanking. Use Value: Achieves 35 MHz bandwidth with <1 μs gain-response time and −80 dB signal feedthrough in gated-off state - supports agile frequency-hopping systems. |
Use Scenario: First-stage amplification of low-level sensor outputs (e.g., hydrophones, MEMS microphones) where input-referred noise dominates system SNR. IC Role / Device Role / Timing Role: Ultra-low-noise VGA configured as fixed-gain preamp (0 dB setting) with 100 Ω input termination. Use Value: 1.4 nV/√Hz noise density and 30 dB CMRR at 100 kHz allow direct connection to 50–200 Ω sources without added Johnson noise penalty. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar variable gain amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD602ARZ | −10 dB to +30 dB gain range; same 1.4 nV/√Hz noise but 10 dB higher output SNR (86 dB vs. 76 dB) due to lower fixed-gain stage (31.07 dB). | Better suited for low-input-level, high-SNR applications (e.g., sonar preamplification) where maximum gain is not required. | Select AD602ARZ when system dynamic range demands superior SNR over extended gain range; verify compatibility with existing 0–40 dB control firmware. |
| LMH6401IRGTR | Single-channel, 35 dB gain range (12–47 dB), 900 MHz bandwidth, 2.3 nV/√Hz noise, current-feedback architecture. | Targeted at RF/IF gain control above 100 MHz; lacks dual-channel integration and gating function. | Choose LMH6401IRGTR only for high-frequency (>50 MHz) single-path applications requiring wider bandwidth; not drop-in compatible for TGC or dual-channel AGC. |
Compared with AD600ARZ, AD602ARZ trades 10 dB of maximum gain for 10 dB better output SNR, while LMH6401IRGTR offers RF-grade bandwidth at the cost of noise performance, channel count, and gating capability - making AD600ARZ uniquely balanced for precision dual-channel, wideband analog gain control below 35 MHz.
Availability
AD600ARZ is available at Aetrix Electronics and suitable for ultrasound imaging systems, high-speed data acquisition front-ends, and RF automatic gain control circuits requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for AD600ARZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Wilmington, MA.
The AD600ARZ belongs to Analog Devices' X-AMP® family of precision variable gain amplifiers, designed specifically for medical ultrasound, sonar, and test instrumentation applications demanding ultra-low noise, wide bandwidth, and accurate linear-in-dB gain control.
FAQ
What is the operating temperature range for AD600ARZ?
The AD600ARZ is an A-grade device rated for operation from −40°C to +85°C. This specification is defined in the official Analog Devices AD600/AD602 Rev. F datasheet, Table 1, and applies to the 16-lead SOIC package variant (ARZ suffix). It is not rated for military or extended industrial temperature ranges - those require the S-grade CERDIP version (AD600S).
Does AD600ARZ support true differential input signals?
No, the AD600ARZ does not accept fully differential input signals. Its A1HI/A1LO and A2HI/A2LO terminals provide pseudo-differential operation: A1HI and A2HI are active signal inputs, while A1LO and A2LO serve as dedicated input ground references. The datasheet explicitly states "the signal inputs are not fully differential" and requires direct, low-impedance connection of A1LO/A2LO to source ground to maintain gain accuracy and CMRR.
Can AD600ARZ drive a 100 Ω load?
Yes, the AD600ARZ can drive a 100 Ω load, delivering ±1 V peak output with −60 dBc THD at 10 MHz (per datasheet Figure 7 and Table 1). However, output swing is reduced compared to higher-impedance loads: typical peak output drops to ±1 V into 100 Ω versus ±2.5 V into ≥500 Ω. For sustained 100 Ω operation, ensure thermal limits are observed - junction temperature must remain within spec under worst-case power dissipation.
What is the purpose of the A1CM and A2CM pins on AD600ARZ?
A1CM and A2CM are output common (ground) reference pins for Channel 1 and Channel 2, respectively. They define the DC reference level for A1OP and A2OP outputs and must be connected directly to the load's ground plane. As stated in the datasheet's "Common-Mode Rejection" section, this connection ensures proper feedback referencing across RF1 (20 Ω) and maintains PSRR and CMRR performance - failure to tie A1CM/A2CM correctly degrades gain accuracy and noise rejection.
Is AD600ARZ pin-compatible with AD602ARZ?
Yes, AD600ARZ and AD602ARZ share identical pinout, package (16-lead SOIC), and electrical interface - including gain-control, gating, supply, and signal terminals. Both devices use the same X-AMP® architecture and functional block diagram. However, their gain ranges differ (0–40 dB vs. −10–+30 dB), so firmware or control voltage scaling must be adjusted accordingly; no PCB layout change is required for substitution.
AD600ARZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- X-AMP®
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Amplifier Type:
- Variable Gain
- Number of Circuits:
- 2
- Output Type:
- -
- Slew Rate:
- 275V/µs
- Gain Bandwidth Product:
- -
- -3db Bandwidth:
- 35 MHz
- Current - Input Bias:
- 350 nA
- Voltage - Input Offset:
- -
- Current - Supply:
- 11mA (x2 Channels)
- Current - Output / Channel:
- 50 mA
- Voltage - Supply Span (Min):
- 9.5 V
- Voltage - Supply Span (Max):
- 10.5 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
AD600ARZ FAQ
1.How can I place an order for AD600ARZ through Aetrix?
Please submit a Request for Quotation (RFQ) for AD600ARZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD600ARZ reliable?
The price and inventory of AD600ARZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD600ARZ is usually 5 days.
3.What payment methods are accepted for AD600ARZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD600ARZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD600ARZ?
AD600ARZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD600ARZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD600ARZ?
For technical support, including AD600ARZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD600ARZ requirements.
6.How does Aetrix verify that AD600ARZ is sourced from the original manufacturer or authorized distributors?
All AD600ARZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD600ARZ meets industry standards.
7.What is the process for return or replacement of AD600ARZ?
All AD600ARZ units undergo pre-shipment inspection (PSI). If there is an issue with AD600ARZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD600ARZ part is unused and in its original packaging.
Return procedure for AD600ARZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD600ARZ Tags
-
LM358DT
STMicroelectronics
-
LM358DR
Texas Instruments
-
LM2904DR
Texas Instruments
-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments
-
MCP6006T-E/OT
Microchip Technology
-
MCP6006UT-E/OT
Microchip Technology
-
LM324PWR
Texas Instruments
-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments
-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
