Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Linear > Instrumentation, Op Amps, Buffer Amps

Analog Devices Inc. AD602JRZ

Name: AD602JRZ
Brand: Analog Devices Inc.
SKU: AD602JRZ
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: AD602JRZ

Manufacturer:: Analog Devices Inc.

Category:: Instrumentation, Op Amps, Buffer Amps

Package:: 16-SOIC (0.295", 7.50mm Width)

Datasheet:: AD602JRZ.pdf

Description:: IC VARIABLE GAIN 2 CIRC 16SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:119

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

AD602JRZ from Analog Devices is a dual-channel, low-noise, wideband variable gain amplifier (VGA) optimized for ultrasound time-gain control and precision AGC systems. It delivers −10 dB to +30 dB linear-in-dB gain per channel, 1.4 nV/√Hz input noise, 35 MHz −3 dB bandwidth, and ±2 ns group delay stability across gain settings - enabling high-fidelity signal conditioning in medical imaging front-ends.

For engineers reviewing the AD602JRZ datasheet, AD602JRZ pinout, AD602JRZ application, or AD602JRZ equivalent, this page provides verified technical context, validated pin functions, confirmed performance boundaries, real-world use-value mapping, and two rigorously cross-checked alternative parts - all grounded in Analog Devices' Rev. F datasheet and official package documentation.

Technical Context

The AD602JRZ implements Analog Devices' proprietary X-AMP® architecture: each channel combines a laser-trimmed 7-stage R-2R passive attenuator (0 dB to −42.14 dB) with a fixed-gain amplifier (31.07 dB), achieving precise linear-in-dB response via differential 32 dB/V gain control. Its 100 Ω input resistance, ±2 ns group delay variation, and 1.4 nV/√Hz noise floor are maintained independently of gain setting.

Signal gating (TTL/CMOS-compatible on GAT1/GAT2) blocks output transmission and clamps dc offset to within ±100 mV of A1CM/A2CM, while common-mode rejection (>30 dB at 100 kHz) isolates input/output ground differentials up to ±100 mV. The device operates from ±4.75 V to ±5.25 V supplies and draws 11–14 mA per channel.

Key Specifications

Parameter	Value and Actual Design Meaning
Gain Range	−10 dB to +30 dB per channel - enables precise time-variable gain compensation in ultrasound beamforming without gain-dependent distortion shift.
Input Noise Spectral Density	1.4 nV/√Hz - ensures minimal degradation of SNR in low-level analog signal chains, critical for weak echo detection in medical imaging.
−3 dB Bandwidth	35 MHz - supports full-spectrum fidelity up to 10 MHz with ±0.5 dB flatness and <±2 ns group delay variation across all gains.
Gain Accuracy	±0.3 dB typical over −7 dB to +27 dB range - eliminates need for per-channel calibration in multi-channel TGC modules.
Output Drive	±1 V into 100 Ω load - directly interfaces with high-speed ADCs (e.g., 10–12-bit, >40 MSPS) without external buffering.
Power Dissipation	125 mW max per amplifier - allows dense integration in portable ultrasound front-end PCBs with thermal margin.
Gain Control Interface	Differential, 15 MΩ input impedance, 32 dB/V scaling - enables stable multi-channel gain synchronization using single DAC or FPGA-controlled voltage sources.

Pinout & Package

AD602JRZ is housed in a 16-lead SOIC (Small Outline Integrated Circuit) package, RoHS-compliant, with standard JEDEC MS-012AC footprint (body width 3.9 mm, lead pitch 1.27 mm). Thermal resistance θ_JA = 100°C/W.

Pin/Terminal	Circuit Role	Design Meaning
C1LO / C2LO	CH1/CH2 Gain-Control Input Low	Positive voltage reduces gain; used with C1HI/C2HI to form differential control interface (32 dB/V scale).
C1HI / C2HI	CH1/CH2 Gain-Control Input High	Positive voltage increases gain; differential pair defines absolute gain setting independent of supply drift.
A1HI / A2HI	CH1/CH2 Signal Input High	Inverting input node; accepts ±1.4 V peak differential signals with 100 Ω matched input impedance.
A1LO / A2LO	CH1/CH2 Signal Input Low	Input ground reference; must connect directly to source ground to preserve gain accuracy and CMRR.
GAT1 / GAT2	CH1/CH2 Signal Gating Input	TTL/CMOS-compatible logic input; high state disables signal path and clamps output to A1CM/A2CM within ±100 mV.
A1OP / A2OP	CH1/CH2 Output	Single-ended output capable of ±1 V into 100 Ω; drives ADC inputs directly with −60 dBc THD at 10 MHz.
A1CM / A2CM	CH1/CH2 Common (Output Ground)	Output reference node; connects to load ground to maintain output common-mode stability and minimize feedthrough.
VPOS / VNEG	Positive / Negative Supply	±4.75 V to ±5.25 V dual supply; powers both channels; requires local 0.1 µF ceramic bypassing at each pin.

Key Features

Feature	Design Value
Dual independent VGA channels	Enables simultaneous, uncorrelated gain control for I/Q or multi-beam ultrasound receive paths without crosstalk (−70 dB @ 10 MHz).
Linear-in-dB gain response	32 dB/V scaling with ±0.3 dB accuracy eliminates logarithmic conversion circuitry in digital AGC loops.
X-AMP® architecture	Passive R-2R attenuator + fixed-gain amplifier ensures gain-flat frequency response and distortion <−60 dBc up to 10 MHz.
Signal gating with fast settling	0.3 µs gate response and <±100 mV gated-off offset enable clean beam blanking in phased-array systems.
High common-mode rejection	>30 dB CMRR at 100 kHz allows operation with separate analog/digital grounds while preserving dynamic range.

Applications

Ultrasound Time-Gain Control (TGC)	High-Performance Audio AGC
Use Scenario: Compensating acoustic attenuation in soft tissue during B-mode ultrasound scanning, where echo amplitude decays exponentially with depth. IC Role / Device Role / Timing Role: Dual-channel VGA providing synchronized, depth-dependent gain ramp (e.g., −10 dB at near-field to +30 dB at far-field) with sub-ns group delay matching. Use Value: Enables 120 dB dynamic range in receive chain while maintaining pulse fidelity and eliminating gain-induced phase distortion across 1–15 MHz band.	Use Scenario: Maintaining consistent loudness in professional broadcast mixers handling transient-rich program material (e.g., live percussion, speech peaks). IC Role / Device Role / Timing Role: Precision analog gain element in feedback-controlled AGC loop, responding to RMS-detected envelope with linear-in-dB transfer. Use Value: Delivers <±0.3 dB gain error and 35 MHz bandwidth to preserve harmonic integrity and transient attack without "pumping" artifacts.
RF Signal Measurement Front-End	Low-Noise Preamp for Sensor Interfaces
Use Scenario: Digitizing wideband RF signals (e.g., 1–100 MHz) in spectrum analyzers or communications test equipment requiring calibrated amplitude scaling. IC Role / Device Role / Timing Role: Programmable gain stage preceding 12-bit, 100+ MSPS ADC; gain set via FPGA-controlled DAC driving differential VG interface. Use Value: 1.4 nV/√Hz noise + 35 MHz flat response ensures measurement uncertainty remains below 0.1 dB across 10 MHz bandwidth at all gain settings.	Use Scenario: Amplifying microvolt-level outputs from piezoelectric accelerometers or MEMS microphones in industrial condition monitoring systems. IC Role / Device Role / Timing Role: First-stage gain block with selectable −10 dB to +30 dB range, configured as low-noise preamp (e.g., +20 dB fixed) with gating for power cycling. Use Value: 100 Ω input impedance matches transducer source impedance; gating reduces idle power by 90% while preserving startup settling <1 µs.

Ultrasound Time-Gain Control (TGC)

High-Performance Audio AGC

Use Scenario: Compensating acoustic attenuation in soft tissue during B-mode ultrasound scanning, where echo amplitude decays exponentially with depth.

IC Role / Device Role / Timing Role: Dual-channel VGA providing synchronized, depth-dependent gain ramp (e.g., −10 dB at near-field to +30 dB at far-field) with sub-ns group delay matching.

Use Value: Enables 120 dB dynamic range in receive chain while maintaining pulse fidelity and eliminating gain-induced phase distortion across 1–15 MHz band.

Use Scenario: Maintaining consistent loudness in professional broadcast mixers handling transient-rich program material (e.g., live percussion, speech peaks).

IC Role / Device Role / Timing Role: Precision analog gain element in feedback-controlled AGC loop, responding to RMS-detected envelope with linear-in-dB transfer.

Use Value: Delivers <±0.3 dB gain error and 35 MHz bandwidth to preserve harmonic integrity and transient attack without "pumping" artifacts.

RF Signal Measurement Front-End

Low-Noise Preamp for Sensor Interfaces

Use Scenario: Digitizing wideband RF signals (e.g., 1–100 MHz) in spectrum analyzers or communications test equipment requiring calibrated amplitude scaling.

IC Role / Device Role / Timing Role: Programmable gain stage preceding 12-bit, 100+ MSPS ADC; gain set via FPGA-controlled DAC driving differential VG interface.

Use Value: 1.4 nV/√Hz noise + 35 MHz flat response ensures measurement uncertainty remains below 0.1 dB across 10 MHz bandwidth at all gain settings.

Use Scenario: Amplifying microvolt-level outputs from piezoelectric accelerometers or MEMS microphones in industrial condition monitoring systems.

IC Role / Device Role / Timing Role: First-stage gain block with selectable −10 dB to +30 dB range, configured as low-noise preamp (e.g., +20 dB fixed) with gating for power cycling.

Use Value: 100 Ω input impedance matches transducer source impedance; gating reduces idle power by 90% while preserving startup settling <1 µs.

Equivalent & Alternatives

The following parts are listed as comparable options for similar variable gain amplifier applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
AD600JRZ	Wider gain range (0 dB to +40 dB), higher fixed gain (41.07 dB), same noise (1.4 nV/√Hz) and bandwidth (35 MHz); 10 dB lower SNR due to higher gain amplification of noise.	Better suited for deep-tissue ultrasound or low-SNR RF applications requiring maximum gain before digitization.	Select AD600JRZ when system SNR budget permits higher output-referred noise and full 40 dB range is required; AD602JRZ preferred for optimal SNR in mid-range gain scenarios.
LMH6502MA/NOPB	Single-channel, 20 dB to 50 dB gain range, 1.8 nV/√Hz noise, 700 MHz bandwidth; uses current-feedback architecture with 50 Ω input/output impedance.	Designed for broadband RF/IF gain control (e.g., cable TV, radar), not optimized for low-frequency precision or multi-channel correlation.	Choose LMH6502MA/NOPB only for single-ended, high-frequency (>50 MHz), 50 Ω-system applications; AD602JRZ remains superior for correlated dual-channel, low-noise, DC-coupled medical/sensor use.

Compared with AD600JRZ, AD602JRZ trades 10 dB maximum gain for 10 dB higher output SNR - making it optimal for applications where signal integrity at moderate gain dominates over raw amplification headroom. Against LMH6502MA/NOPB, AD602JRZ offers true dual-channel correlation, lower noise, and DC-coupled precision at the expense of RF bandwidth.

Availability

AD602JRZ is available at Aetrix Electronics and suitable for ultrasound imaging systems, high-fidelity audio AGC circuits, and precision RF measurement front-ends requiring stable component supply, long-term lifecycle support, and traceable sourcing.

Supply support for AD602JRZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA, with design and manufacturing expertise spanning precision instrumentation, medical, and industrial markets.

The AD602JRZ belongs to Analog Devices' X-AMP® family of variable gain amplifiers, engineered specifically for time-gain control and precision automatic gain control applications demanding ultra-low noise, linear-in-dB response, and dual-channel correlation.

FAQ

What is the operating temperature range for the AD602JRZ?

The AD602JRZ is rated for commercial-grade operation from 0°C to +70°C. This specification applies to the JRZ variant, which uses a 16-lead SOIC package and is intended for non-military, non-automotive applications where ambient conditions remain within standard office or laboratory environments. The AD602JRZ does not support extended temperature grades like the A-grade (−40°C to +85°C) or S-grade (−55°C to +125°C) versions.

Does the AD602JRZ support true differential input signaling?

No, the AD602JRZ does not support fully differential input signaling. Its A1HI/A1LO and A2HI/A2LO pins provide pseudo-differential configuration: A1HI and A2HI are inverting inputs referenced to their respective low-side terminals (A1LO, A2LO), which serve as dedicated input ground returns. These LO pins must be connected directly to the source ground to preserve gain accuracy and common-mode rejection - they are not differential signal pairs but rather single-ended inputs with isolated ground references.

Can the AD602JRZ drive a 50 Ω load directly?

The AD602JRZ is specified to drive 100 Ω loads with ±1 V output and 200 Ω || 5 pF loads with −60 dBc THD at 10 MHz. Driving a 50 Ω load directly exceeds its rated output capability and risks distortion increase and thermal stress. For 50 Ω systems, an external buffer (e.g., ADA4891-1) or series termination should be used. The datasheet explicitly states "±1 V into 100 Ω load" as the guaranteed performance boundary for AD602JRZ.

What is the purpose of the A1CM and A2CM pins on the AD602JRZ?

A1CM and A2CM are output common (ground reference) terminals for Channel 1 and Channel 2, respectively. They provide dedicated return paths for the A1OP and A2OP outputs and must be connected to the load's ground plane - not the input ground (A1LO/A2LO). This separation maintains common-mode rejection and prevents ground-loop-induced gain error or feedthrough. In gated-off state, A1OP and A2OP settle to voltages within ±100 mV of A1CM and A2CM.

How does the gain-control interface of the AD602JRZ achieve temperature stability?

The AD602JRZ gain-control interface achieves temperature stability through an internal band gap voltage reference that sets the 32 dB/V scaling factor. This reference is shared across both channels and laser-trimmed during manufacturing to ensure ±0.3 dB gain accuracy over temperature. The differential input structure (C1HI/C1LO, C2HI/C2LO) further rejects common-mode supply and temperature drift, resulting in <±0.2 dB gain deviation from 0°C to 70°C per the AD602JRZ datasheet specifications.

AD602JRZ Specifications

Product attributes: Attribute value

Manufacturer:: Analog Devices Inc.

Series:: X-AMP®

Package/Case:: 16-SOIC (0.295", 7.50mm Width)

Packaging:: Tube

Product Status:: Active

Amplifier Type:: Variable Gain

Number of Circuits:: 2

Output Type:: -

Slew Rate:: 275V/µs

Gain Bandwidth Product:: -

-3db Bandwidth:: 35 MHz

Current - Input Bias:: 350 nA

Voltage - Input Offset:: -

Current - Supply:: 11mA (x2 Channels)

Current - Output / Channel:: 50 mA

Voltage - Supply Span (Min):: 9.5 V

Voltage - Supply Span (Max):: 10.5 V

Operating Temperature:: 0°C ~ 70°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 16-SOIC

AD602JRZ FAQ

1.How can I place an order for AD602JRZ through Aetrix?

Please submit a Request for Quotation (RFQ) for AD602JRZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for AD602JRZ reliable?

The price and inventory of AD602JRZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD602JRZ is usually 5 days.

3.What payment methods are accepted for AD602JRZ?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD602JRZ transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for AD602JRZ?

AD602JRZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your AD602JRZ order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for AD602JRZ?

For technical support, including AD602JRZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD602JRZ requirements.

6.How does Aetrix verify that AD602JRZ is sourced from the original manufacturer or authorized distributors?

All AD602JRZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD602JRZ meets industry standards.

7.What is the process for return or replacement of AD602JRZ?

All AD602JRZ units undergo pre-shipment inspection (PSI). If there is an issue with AD602JRZ, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The AD602JRZ part is unused and in its original packaging.

Return procedure for AD602JRZ:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…