Analog Devices Inc. AD603ARZ
- Part No.:
- AD603ARZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
AD603ARZ.pdf
- Description:
- IC VARIABLE GAIN 1 CIRCUIT 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:660
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD603ARZ from Analog Devices is a low-noise, voltage-controlled variable gain amplifier (VGA) optimized for RF/IF automatic gain control (AGC) and precision analog signal conditioning. It delivers pin-programmable gain ranges including −11 dB to +31 dB at 90 MHz bandwidth, 1.3 nV/√Hz input noise spectral density, ±0.5 dB typical gain accuracy, and supports differential or single-ended gain control with 40 dB/V scaling. It is used in high-fidelity video gain control and A/D range extension circuits where stable, linear-in-dB gain response is critical.
For engineers reviewing the AD603ARZ datasheet, AD603ARZ pinout, AD603ARZ application, or AD603ARZ equivalent, this page provides verified technical context, validated pin functions, confirmed gain-bandwidth trade-offs, real-world noise performance data, and two rigorously cross-checked alternative VGAs suitable for RF AGC and IF signal chain design.
Technical Context
The AD603ARZ implements the proprietary X-AMP® architecture: a 7-stage laser-trimmed R-2R ladder attenuator (0 dB to −42.14 dB) followed by a fixed-gain amplifier. Its gain is linear-in-dB and independent of frequency within selected bandwidth modes-90 MHz (−11 dB to +31 dB), 30 MHz (−1 dB to +41 dB), or 9 MHz (+9 dB to +51 dB)-set via FDBK pin strapping.
Gain is controlled differentially at GPOS/GNEG (50 MΩ input impedance, 200 nA bias current), with 40 dB/V scaling (25 mV/dB). The input presents a precise 100 Ω ±3% resistance; output drives ≥100 Ω loads with ±2.5 V minimum swing into 500 Ω and −60 dBc THD at 10 MHz. Group delay variation is ±2 ns across full gain and frequency ranges.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain Range (Max BW) | −11 dB to +31 dB - enables wide dynamic range AGC without bandwidth sacrifice |
| Small-Signal Bandwidth | 90 MHz - supports direct IF amplification up to VHF band |
| Input Noise Spectral Density | 1.3 nV/√Hz - ensures high SNR in low-level RF/IF signal paths |
| Gain Accuracy | ±0.5 dB typical - reduces calibration overhead in closed-loop AGC systems |
| Gain Control Scaling | 40 dB/V (25 mV/dB) - allows precise DAC-driven gain setting with 0.2 dB/bit resolution using 8-bit DAC |
| Output Voltage Swing | ±2.5 V min into 500 Ω - sufficient headroom for driving 12-bit+ ADCs directly |
| Input Resistance | 100 Ω ±3% - matches standard RF source impedances and simplifies termination |
Pinout & Package
AD603ARZ is packaged in an 8-lead SOIC (Small Outline Integrated Circuit) with standard JEDEC MS-012AC footprint, 1.27 mm pitch, and specified θJA = 155°C/W. Pin 4 (COMM) must be connected directly to system ground with minimal impedance to preserve gain accuracy.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GPOS (Pin 1) | Positive gain control input | Differential high-side control node; sets gain increase when voltage rises relative to GNEG |
| GNEG (Pin 2) | Negative gain control input | Differential low-side control node; defines common-mode reference for 40 dB/V scaling |
| VINP (Pin 3) | Inverting input of passive attenuator | 100 Ω matched input port; requires direct ground connection at COMM (Pin 4) for accuracy |
| COMM (Pin 4) | Attenuator and amplifier ground reference | Must be tied directly to low-impedance system ground; any series inductance degrades gain linearity |
| FDBK (Pin 5) | Fixed-gain amplifier feedback node | Strapping options: open (9–51 dB), shorted to VOUT (−11–31 dB), or resistor-connected for intermediate ranges |
| VNEG (Pin 6) | Negative supply rail | Accepts −4.75 V to −6.3 V; PSRR worst-case is −50 dB at 10 MHz |
| VOUT (Pin 7) | Amplified output | Capable of ±2.5 V into 500 Ω; THD = −60 dBc @ 10 MHz, ±1 Vrms |
| VPOS (Pin 8) | Positive supply rail | Accepts +4.75 V to +6.3 V; quiescent current 12.5–17 mA per supply rail |
Key Features
| Feature | Design Value |
|---|---|
| X-AMP® architecture | Combines passive R-2R attenuator with fixed-gain amplifier to decouple bandwidth from gain setting |
| Linear-in-dB gain control | Guarantees predictable 40 dB/V scaling over temperature (−40°C to +85°C) and supply variation |
| Programmable bandwidth/gain trade-off | Selectable via FDBK pin: 90 MHz/42 dB, 30 MHz/42 dB, or 9 MHz/42 dB range without circuit redesign |
| Low distortion output stage | THD = −60 dBc @ 10 MHz, ±1 Vrms; third-order intercept = +15 dBm @ 40 MHz |
| High input impedance gain control | 50 MΩ differential interface draws ≤250 nA, enabling direct DAC or op-amp drive without loading |
Applications
| RF/IF Automatic Gain Control | Video Signal Gain Control |
|---|---|
Use Scenario: Stabilizing signal level in receiver front-ends subject to fading or varying antenna coupling. IC Role / Device Role / Timing Role: VGA placed after mixer or LNA to maintain constant IF amplitude before demodulation or digitization. Use Value: 90 MHz bandwidth and ±0.5 dB gain accuracy enable fast AGC loop response (<1 µs for 40 dB step) while preserving phase integrity across 10–70 MHz IF bands. |
Use Scenario: Dynamic contrast and brightness adjustment in broadcast-quality analog video processing. IC Role / Device Role / Timing Role: DC-coupled gain block in RGB or Y/C path, driven by microcontroller or DAC for real-time luminance correction. Use Value: 1.3 nV/√Hz noise floor prevents visible grain in dark video regions; 100 Ω input simplifies termination to 75 Ω video lines via series resistor. |
| A/D Converter Input Range Extension | Precision Signal Measurement Systems |
Use Scenario: Maximizing effective resolution of 12–16-bit ADCs by scaling weak sensor outputs to full-scale range. IC Role / Device Role / Timing Role: Programmable pre-amplifier preceding SAR or sigma-delta ADC, gain adjusted based on input signal histogram. Use Value: ±2.5 V output swing into 500 Ω matches typical ADC driver requirements; gain error <±1 dB eliminates need for per-channel calibration. |
Use Scenario: Low-noise amplification of microvolt-level signals from strain gauges, photodiodes, or lock-in amplifiers. IC Role / Device Role / Timing Role: First-stage gain element in measurement front-end, configured for −1 dB to +41 dB range to optimize SNR vs. bandwidth. Use Value: 1.3 nV/√Hz input noise dominates only above ~1 kHz; combined with 30 MHz bandwidth option, achieves >100 dB dynamic range in 100 kHz measurement windows. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar variable gain amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LMH6502MA/NOPB | Wider bandwidth (1.8 GHz), higher power (200 mW), 2.1 nV/√Hz noise, no pin-strappable gain ranges | Better suited for broadband RF sampling front-ends; lacks built-in AGC-friendly gain linearity and low-noise optimization below 100 MHz | Select LMH6502MA/NOPB when >500 MHz bandwidth or ultrafast settling (<20 ns) is required; avoid for precision IF AGC due to higher noise and non-linear gain control |
| MAX11200ETL+ | Integrated 20-bit delta-sigma ADC with programmable PGA (1–128×), 0.7 µVpp noise, 100 kSPS max | Monolithic solution replacing discrete VGA + ADC; no external gain control interface or RF bandwidth capability | Select MAX11200ETL+ for low-frequency sensor readout where digitization and gain are co-located; not a functional substitute for AD603ARZ in RF/IF analog signal chains |
Compared with LMH6502MA/NOPB and MAX11200ETL+, the AD603ARZ uniquely balances 90 MHz bandwidth, 1.3 nV/√Hz noise, and true linear-in-dB gain control-making it irreplaceable in RF AGC loops and video gain stages where gain predictability and low-noise analog scaling are co-dependent design requirements.
Availability
AD603ARZ is available at Aetrix Electronics and suitable for RF receiver design, video signal processing, precision instrumentation, and A/D interface conditioning requiring stable component supply and long-term obsolescence management.
Supply support for AD603ARZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The AD603ARZ belongs to Analog Devices' precision variable gain amplifier product line, engineered specifically for RF/IF AGC, video gain control, and high-dynamic-range analog signal conditioning where gain linearity, noise, and bandwidth must be simultaneously optimized.
FAQ
What gain ranges does the AD603ARZ support, and how are they selected?
The AD603ARZ supports three primary gain ranges: −11 dB to +31 dB (90 MHz bandwidth), −1 dB to +41 dB (30 MHz), and +9 dB to +51 dB (9 MHz). Selection is accomplished by configuring the FDBK pin (Pin 5): leaving it unconnected yields the 9–51 dB range; shorting it to VOUT (Pin 7) selects −11–31 dB; connecting an external resistor between FDBK and VOUT enables intermediate ranges. The AD603ARZ datasheet specifies exact resistor values and tolerance impacts on gain accuracy.
How does the AD603ARZ achieve linear-in-dB gain control?
The AD603ARZ achieves linear-in-dB gain control through its patented X-AMP® architecture-a 7-stage laser-trimmed R-2R ladder attenuator followed by a fixed-gain amplifier. The exponential attenuation characteristic of the ladder network inherently produces a logarithmic (dB-linear) transfer function. Combined with a 40 dB/V differential gain control interface (GPOS/GNEG), the AD603ARZ delivers ±0.5 dB typical gain accuracy across temperature and supply variations without external calibration.
What is the input impedance of the AD603ARZ, and why is it critical?
The AD603ARZ features a precisely laser-trimmed 100 Ω ±3% input resistance (Pin 3 to Pin 4), optimized for 50 Ω and 75 Ω RF/video source matching. This value is critical because it defines the input termination, affects gain accuracy, and determines the high-pass corner frequency when used with external AC-coupling capacitors. Any impedance in the COMM (Pin 4) ground path degrades gain linearity-hence the requirement for a direct, low-inductance ground connection.
Can the AD603ARZ drive a 50 Ω load, and what are the implications?
The AD603ARZ is specified to drive loads ≥100 Ω. Driving a 50 Ω load is possible but degrades performance: output swing drops below ±2.5 V, THD increases beyond −60 dBc, and group delay variation exceeds ±2 ns. For 50 Ω systems, a buffer amplifier (e.g., ADA4891-1) should follow the AD603ARZ. The AD603ARZ datasheet confirms stable operation into 100 Ω, with guaranteed ±2.5 V swing into 500 Ω and −60 dBc THD at 10 MHz.
What is the role of the FDBK pin (Pin 5) in the AD603ARZ?
The FDBK pin (Pin 5) provides access to the internal feedback node of the fixed-gain amplifier stage. By strapping FDBK to VOUT, leaving it open, or connecting an external resistor between FDBK and VOUT (or COMM), users program the amplifier's fixed gain-thereby selecting among the AD603ARZ's three standard bandwidth/gain combinations. This pin is essential for configuring the AD603ARZ's operating mode and cannot be left floating in functional circuits.
AD603ARZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- X-AMP®
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Amplifier Type:
- Variable Gain
- Number of Circuits:
- 1
- Output Type:
- -
- Slew Rate:
- 275V/µs
- Gain Bandwidth Product:
- -
- -3db Bandwidth:
- 90 MHz
- Current - Input Bias:
- 200 nA
- Voltage - Input Offset:
- -
- Current - Supply:
- 12.5mA
- Current - Output / Channel:
- 50 mA
- Voltage - Supply Span (Min):
- 9.5 V
- Voltage - Supply Span (Max):
- 12.6 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
AD603ARZ FAQ
1.How can I place an order for AD603ARZ through Aetrix?
Please submit a Request for Quotation (RFQ) for AD603ARZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD603ARZ reliable?
The price and inventory of AD603ARZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD603ARZ is usually 5 days.
3.What payment methods are accepted for AD603ARZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD603ARZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD603ARZ?
AD603ARZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD603ARZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD603ARZ?
For technical support, including AD603ARZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD603ARZ requirements.
6.How does Aetrix verify that AD603ARZ is sourced from the original manufacturer or authorized distributors?
All AD603ARZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD603ARZ meets industry standards.
7.What is the process for return or replacement of AD603ARZ?
All AD603ARZ units undergo pre-shipment inspection (PSI). If there is an issue with AD603ARZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD603ARZ part is unused and in its original packaging.
Return procedure for AD603ARZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD603ARZ Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
