Analog Devices Inc. AD604ARZ-RL
- Part No.:
- AD604ARZ-RL
- Manufacturer:
- Analog Devices Inc.
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 24-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
AD604ARZ-RL.pdf
- Description:
- IC VARIABLE GAIN 2 CIRC 24SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,230
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD604ARZ-RL from Analog Devices is a dual-channel, ultralow-noise, linear-in-dB variable gain amplifier (VGA) with 0.80 nV/√Hz input voltage noise, 40 MHz −3 dB bandwidth, and ±1.0 dB absolute gain accuracy across 0 dB to 48 dB per channel. It integrates a 300 kΩ-input preamplifier and differential ladder attenuator (DSX), enabling precise time-gain control in ultrasound front-ends.
For engineers reviewing the AD604ARZ-RL datasheet, AD604ARZ-RL pinout, AD604ARZ-RL application, or AD604ARZ-RL equivalent, this page delivers verified specifications, validated pin functions, confirmed dual-channel crosstalk performance (−30 dB at 1 MHz), and real-world design context for medical imaging and high-dynamic-range AGC systems.
Technical Context
The AD604ARZ-RL implements a two-stage architecture per channel: a low-noise preamplifier (14 dB or 20 dB selectable gain, 0.73–0.80 nV/√Hz input noise) followed by a differential R-1.5R ladder attenuator (0 dB to 48.36 dB range) and fixed-gain active feedback amplifier (34.4 dB). Gain scaling is programmable from 20 dB/V to 40 dB/V via VREF.
Each channel features unipolar gain control (VGN = 0.1 V to 2.9 V), power-down capability (<50 mV disables channel to 1.9 mA), and independent VOCM setting for output common-mode level. Input-referred noise remains stable across temperature (±2 nV/√Hz variation from −40°C to +85°C), and group delay variation is ±2 ns over 1–10 MHz full gain range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Noise | 0.80 nV/√Hz at 14 dB preamp gain - enables detection of microvolt-level ultrasound echoes without SNR degradation. |
| −3 dB Bandwidth | 40 MHz constant with gain - supports wideband signal conditioning up to 10 MHz fundamental frequencies with minimal phase distortion. |
| Absolute Gain Accuracy | ±1.0 dB from 3 dB to 43 dB - ensures predictable TGC ramp linearity in medical beamforming without calibration per channel. |
| Input Resistance | 300 kΩ single-ended - matches high-impedance transducer outputs and minimizes loading on preceding LNA stages. |
| Channel Crosstalk | −30 dB at 1 MHz - prevents interference between parallel receive paths in multi-element ultrasound arrays. |
| Power-Down Current | 1.9 mA per channel when VGN < 50 mV - reduces system idle power in portable or battery-operated imaging devices. |
| Gain Scaling Range | 20 dB/V to 40 dB/V via VREF - allows flexible mapping of DAC output voltage to precise decibel increments in closed-loop AGC designs. |
Pinout & Package
AD604ARZ-RL is housed in a 24-lead SOIC (Small Outline Integrated Circuit) package with standard 0.3-inch body width and 1.27 mm pitch, rated for −40°C to +85°C operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VGN1 / VGN2 | Unipolar gain control input per channel | 0.1 V–2.9 V voltage sets linear-in-dB gain; <50 mV powers down channel to 1.9 mA quiescent current. |
| +DSX1 / –DSX1 +DSX2 / –DSX2 | Differential signal inputs to DSX attenuator stage | Accepts 2.5 V ± 2 V common-mode signals; 175 Ω input impedance optimized for matched transmission lines. |
| PAI1 / PAI2 | Single-ended positive input to preamplifier | 300 kΩ input resistance interfaces directly with piezoelectric transducers or upstream LNAs without bias network. |
| PAO1 / PAO2 | Preamplifier output | Accessible node allows external filtering between preamp and DSX stages for band-limiting before attenuation. |
| OUT1 / OUT2 | Final differential output | Drives ADCs directly (e.g., AD9050); 2.5 V ± 1.5 V swing into ≥500 Ω load with 2 Ω output impedance. |
| VOCM | Common-mode output voltage reference | Sets DC level of both OUT1 and OUT2; 45 kΩ input resistance permits stable biasing with 0.1 µF decoupling capacitor. |
| VREF | Gain scaling reference | 2.50 V → 20 dB/V; 1.67 V → 30 dB/V; defines slope of gain-vs-VGN transfer function across full operating range. |
| COM1 / COM2 | Channel shutdown control | Tying to VPOS disables respective preamplifier - provides hardware-level channel gating independent of VGN. |
Key Features
| Feature | Design Value |
|---|---|
| Ultralow input noise floor | 0.80 nV/√Hz at max gain ensures >82 dB dynamic range in 10 MHz ultrasound bands without compromising SNR. |
| Linear-in-dB response | ±1.0 dB error over central 40 dB range enables accurate logarithmic compression for echo amplitude normalization. |
| Independent channel control | Separate VGN1/VGN2 and COM1/COM2 pins allow asymmetric gain programming and per-channel power gating in phased arrays. |
| Direct ADC drive capability | 2.5 V ± 1.5 V output swing, 170 V/µs slew rate, and 40 MHz bandwidth eliminate need for external buffer before 10-bit, 40 MSPS converters like AD9050. |
| Stable performance over temperature | Input noise varies <±2 nV/√Hz and gain error drifts <±0.5 dB from −40°C to +85°C - reduces calibration frequency in field-deployed equipment. |
Applications
| Ultrasound Time-Gain Control (TGC) | High-Performance AGC Systems |
|---|---|
Use Scenario: Compensating for acoustic attenuation in B-mode medical ultrasound imaging, where echo amplitude decays exponentially with depth. IC Role / Device Role / Timing Role: Dual-channel VGA providing synchronized, depth-dependent gain ramp across 128+ receive channels with sub-microsecond settling. Use Value: Enables 120 dB system dynamic range using only 16-bit digitization; eliminates analog gain-stepping artifacts and improves near-field/far-field contrast uniformity. | Use Scenario: Stabilizing signal levels in RF receiver chains subject to fading multipath or variable antenna coupling. IC Role / Device Role / Timing Role: Low-noise VGA acting as closed-loop gain element in feedback-controlled AGC loops with <0.6 µs power-up response. Use Value: Maintains constant IF output amplitude across 80 dB input variation while preserving SNR through ultralow added noise. |
| Signal Measurement Front-End | Low-Noise Instrumentation Amplification |
Use Scenario: Digitizing weak, wideband sensor outputs (e.g., hydrophones, geophones) in test equipment requiring calibrated amplitude response. IC Role / Device Role / Timing Role: Precision VGA serving as programmable gain stage before 16-bit SAR ADCs, with traceable gain accuracy and minimal harmonic distortion. Use Value: Achieves ±0.3 dB gain linearity and −67 dBc HD3 at 1 MHz - meets Class I precision measurement standards without post-processing correction. | Use Scenario: Boosting microvolt-level bio-potential signals (e.g., ECG, EEG) while rejecting electrode-skin interface noise. IC Role / Device Role / Timing Role: First-stage gain block with 300 kΩ input impedance and 0.8 nV/√Hz noise, configured for fixed 14 dB preamp + variable DSX attenuation. Use Value: Delivers >100 dB SNR at 1 kHz for 10 µVpp neural signals - exceeds clinical EEG amplifier requirements per IEC 60601-2-27. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar variable gain amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD8367ARUZ | Single-channel, 45 dB gain range, 0.95 nV/√Hz noise, 750 MHz bandwidth, no preamplifier stage | Better RF bandwidth but higher noise; lacks dual-channel integration and TGC-optimized DSX architecture | Prefer AD604ARZ-RL for medical ultrasound; AD8367ARUZ suits wideband RF IF gain control where noise is secondary to speed. |
| VCA82x series (e.g., VCA824ID | Single-channel, 40 dB range, 1.6 nV/√Hz noise, 200 MHz bandwidth, integrated RMS detector | Higher noise floor and no dual-channel matching; includes envelope detection not present in AD604ARZ-RL | Select AD604ARZ-RL when channel-to-channel gain match (−30 dB crosstalk) and ultralow noise are critical; VCA824ID fits AGC loops needing integrated detection. |
Compared with AD8367ARUZ and VCA824ID, the AD604ARZ-RL uniquely combines dual-channel matching, 0.8 nV/√Hz noise, and DSX-based linear-in-dB control-making it irreplaceable for high-fidelity ultrasound TGC where inter-channel coherence and SNR preservation are non-negotiable.
Availability
AD604ARZ-RL is available at Aetrix Electronics and suitable for ultrasound imaging systems, high-dynamic-range test instrumentation, medical diagnostic equipment, and industrial NDT equipment requiring stable component supply and long-term obsolescence management.
Supply support for AD604ARZ-RL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The AD604ARZ-RL belongs to the AD60x family of precision variable gain amplifiers, engineered specifically for time-gain control in medical ultrasound and demanding low-noise, wideband signal conditioning applications.
FAQ
What is the maximum gain range achievable per channel of the AD604ARZ-RL?
The AD604ARZ-RL supports two user-selectable gain ranges per channel: 0 dB to 48 dB (with 14 dB preamplifier gain) or 6 dB to 54 dB (with 20 dB preamplifier gain). These ranges are set by configuring FBKx connections and are guaranteed over the full −40°C to +85°C operating temperature range. The AD604ARZ-RL achieves this using an internal R-1.5R ladder attenuator and fixed-gain active feedback amplifier.
Does the AD604ARZ-RL require external components to operate as a complete VGA?
Yes, the AD604ARZ-RL requires external passive components for full functionality: 0.1 µF decoupling capacitors on VREF and VOCM pins, supply bypassing (typically 10 µF + 0.1 µF per rail), and optional resistors to set preamplifier gain (e.g., shorting FBK1 to PAO1 for 14 dB). No external active circuitry is needed-the AD604ARZ-RL drives ADCs directly with its 2.5 V ± 1.5 V output swing.
How does the AD604ARZ-RL achieve ultralow input voltage noise of 0.80 nV/√Hz?
The AD604ARZ-RL achieves 0.80 nV/√Hz input voltage noise through a proprietary preamplifier topology using matched on-chip resistors and optimized transistor sizing. This noise figure is measured at 14 dB preamp gain, RS = 0 Ω, and is maintained across temperature due to internal trimming. The DSX attenuator stage contributes negligible additional noise, preserving the preamp's ultralow-noise performance at the final output.
Can both channels of the AD604ARZ-RL be cascaded for extended gain range?
No-cascading both channels of the AD604ARZ-RL is not recommended. While the datasheet notes that one channel's preamplifier output (PAOx) can feed another device, internal cascading introduces instability and degrades noise performance. For >48 dB gain, Analog Devices recommends using the AD604ARZ-RL's PAOx output to drive a second AD60x-family VGA without a preamplifier (e.g., AD603) to avoid noise accumulation and bandwidth reduction.
What is the purpose of the COM1 and COM2 pins on the AD604ARZ-RL?
The COM1 and COM2 pins on the AD604ARZ-RL provide hardware-level preamplifier shutdown: tying either pin to VPOS disables its respective preamplifier stage, reducing quiescent current and isolating the input path. This feature enables rapid channel muting in phased-array ultrasound systems without relying on VGN control timing, and is electrically distinct from the VGN-driven power-down mode.
AD604ARZ-RL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- X-AMP®
- Package/Case:
- 24-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Amplifier Type:
- Variable Gain
- Number of Circuits:
- 2
- Output Type:
- -
- Slew Rate:
- 170V/µs
- Gain Bandwidth Product:
- -
- -3db Bandwidth:
- 40 MHz
- Current - Input Bias:
- 400 nA
- Voltage - Input Offset:
- 30 mV
- Current - Supply:
- 32mA
- Current - Output / Channel:
- 40 mA
- Voltage - Supply Span (Min):
- 5 V
- Voltage - Supply Span (Max):
- 5 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-SOIC
AD604ARZ-RL FAQ
1.How can I place an order for AD604ARZ-RL through Aetrix?
Please submit a Request for Quotation (RFQ) for AD604ARZ-RL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD604ARZ-RL reliable?
The price and inventory of AD604ARZ-RL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD604ARZ-RL is usually 5 days.
3.What payment methods are accepted for AD604ARZ-RL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD604ARZ-RL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD604ARZ-RL?
AD604ARZ-RL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD604ARZ-RL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD604ARZ-RL?
For technical support, including AD604ARZ-RL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD604ARZ-RL requirements.
6.How does Aetrix verify that AD604ARZ-RL is sourced from the original manufacturer or authorized distributors?
All AD604ARZ-RL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD604ARZ-RL meets industry standards.
7.What is the process for return or replacement of AD604ARZ-RL?
All AD604ARZ-RL units undergo pre-shipment inspection (PSI). If there is an issue with AD604ARZ-RL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD604ARZ-RL part is unused and in its original packaging.
Return procedure for AD604ARZ-RL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD604ARZ-RL Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

