Analog Devices Inc. AD606JRZ
- Part No.:
- AD606JRZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
AD606JRZ.pdf
- Description:
- IC LOGARITHMIC 1 CIRCUIT 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,595
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD606JRZ from Analog Devices is a monolithic 50 MHz demodulating logarithmic amplifier with integrated limiter output, delivering 80 dB dynamic range (–75 dBm to +5 dBm), 37.5 mV/dB logarithmic slope at 10.7 MHz, ±3° phase stability over 80 dB input range at 10.7 MHz, and single +5 V supply operation. It serves as an RF signal strength measurement core in receiver IF strips and ultrasound beamforming front-ends.
For engineers reviewing the AD606JRZ datasheet, AD606JRZ pinout, AD606JRZ application, or AD606JRZ equivalent, key selection considerations include its differential RF input architecture, dual-output capability (log voltage + hard-limited current), on-chip offset-nulling loop for sub-microvolt dc accuracy, and CMOS-compatible power-down interface with <5 µs enable/disable timing.
Technical Context
The AD606JRZ implements a 9-stage successive-detection architecture with seven primary gain stages (11.15 dB/stage) and two high-end detectors, enabling logarithmic conformance within ±0.4 dB across –75 dBm to +5 dBm at 10.7 MHz. Its input stage features differential AC-coupled topology with 2.5 kΩ || 2 pF impedance and internal biasing to ~+2.5 V on INHI/INLO.
The device integrates two independent signal paths: a three-pole post-demodulation low-pass filter generating the buffered VLOG output (0.1 V to 4.5 V), and a final limiter stage producing complementary open-collector currents (±1.2 mA typical) at LMHI/LMLO. Phase stability is maintained via precision biasing and matched internal gain cells, achieving ±3° variation from –75 dBm to +5 dBm at 10.7 MHz.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Dynamic Range | 80 dB (–75 dBm to +5 dBm input); enables detection of weak signals near noise floor while handling strong interferers without saturation |
| Logarithmic Slope | 37.5 mV/dB at 10.7 MHz; provides direct voltage mapping of RF power changes for RSSI and measurement applications |
| Limiter Flatness | ±1.5 dB over 80 dB input range at 10.7 MHz; ensures consistent amplitude output regardless of input level for downstream demodulation |
| Phase Stability | ±3° over –75 dBm to +5 dBm at 10.7 MHz; preserves signal integrity for phase-sensitive receivers and coherent detection |
| Power-Up Time | 3.5 µs after PRUP HI transition; supports rapid duty-cycled operation in pulsed radar or burst-mode communication systems |
| Input Noise | ≤1.5 nV/√Hz; sets minimum detectable signal level in low-noise receiver front-ends |
| Supply Voltage | +4.5 V to +5.5 V; allows operation from standard 5 V rails with ±10% tolerance for industrial and embedded designs |
Pinout & Package
AD606JRZ is housed in a 16-lead narrow-body SOIC (R-16A) package with 1.27 mm pitch, rated for 0°C to +70°C operation. The package supports surface-mount reflow and offers thermal resistance θJA = 100°C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (INLO) | Differential RF Input (Inverting) | AC-coupled input node accepting –75 dBm to +5 dBm sinusoidal signals; requires external blocking capacitor |
| 2, 15 (COMM) | Power Supply Common | Ground reference for internal biasing and output stages; must be connected to system ground |
| 4 (ILOG) | Log Current Output | 2 µA/dB scaled current source; typically left unconnected when using buffered VLOG output |
| 6 (VLOG) | Buffered Logarithmic Output | Low-impedance voltage output (0.1 V to 4.5 V) with 37.5 mV/dB scaling; drives ADCs or analog processing directly |
| 8, 9 (LMLO, LMHI) | Differential Limiter Outputs | Open-collector current outputs (±1.2 mA typical); require external 200 Ω pull-up resistors to VPOS for voltage conversion |
| 10 (LADJ) | Limiter Level Adjustment | Adjusts limiter output current magnitude; grounded for full-scale 1.2 mA, open for 0.48 mA |
| 13 (VPOS) | Positive Supply | +5 V supply input; powers all internal circuitry and supplies current to external pull-ups on LMHI/LMLO |
| 14 (PRUP) | Power-Up Control | CMOS-compatible enable input; HIGH activates device (65 mW), LOW places in standby (<1 mW) |
Key Features
| Feature | Design Value |
|---|---|
| On-chip offset-nulling loop | Automatically nulls first-stage input offset to sub-microvolt level via feedback from FIL1/FIL2, enabling accurate low-level signal measurement |
| Integrated dual-output architecture | Simultaneous logarithmic voltage (VLOG) and hard-limited current (LMHI/LMLO) outputs eliminate need for external limiter stages in IF strip designs |
| Temperature-stable logarithmic slope | Slope varies <±5% over 0°C to +70°C, enabling stable RSSI calibration without active temperature compensation |
| Adjustable intercept and slope | External resistor networks on BFIN and LADJ allow ±5 dB intercept and ±10% slope tuning to match system-level calibration requirements |
| Fast power management | 3.5 µs power-up and <5 µs power-down with <1 mW standby consumption support battery-powered and duty-cycled applications |
Applications
| Ultrasound Beamforming | Radar Receiver RSSI |
|---|---|
Use Scenario: Real-time gain control across multiple transducer channels in medical ultrasound imaging systems. IC Role / Device Role / Timing Role: Logarithmic amplifier providing instantaneous signal amplitude measurement per channel for dynamic time-gain compensation (TGC). Use Value: 80 dB dynamic range captures both near-field echoes and deep-tissue returns; ±3° phase stability preserves beam coherence during envelope detection. | Use Scenario: Signal strength monitoring in pulsed Doppler radar IF processing chains operating at 10.7 MHz. IC Role / Device Role / Timing Role: Received Signal Strength Indicator (RSSI) core converting RF envelope to calibrated DC voltage for automatic gain control (AGC) loops. Use Value: 37.5 mV/dB slope enables direct ADC digitization; 50 MHz bandwidth supports wideband chirp radar IF signals without aliasing. |
| Wireless Communication IF Strip | EMI Monitoring Equipment |
Use Scenario: Log/limiter IF stage in GSM base station receivers or spectrum analyzers requiring simultaneous amplitude and phase information. IC Role / Device Role / Timing Role: Dual-path signal conditioner generating logarithmic output for power measurement and limiter output for FM/QPSK demodulation. Use Value: Integrated limiter delivers clean square-wave output with 1.5 ns transition time; eliminates need for discrete limiting amplifiers and reduces board space by >30%. | Use Scenario: Portable EMI pre-compliance test equipment measuring radiated emissions across 1 MHz–100 MHz bands. IC Role / Device Role / Timing Role: Wideband logarithmic detector front-end converting antenna-coupled RF signals into calibrated DC voltage for microcontroller-based logging. Use Value: ≤1.5 nV/√Hz input noise ensures detection of low-level emissions; 100 MHz limiter bandwidth captures transient interference events without distortion. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar logarithmic amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD8307ARZ | DC–500 MHz bandwidth, 92 dB dynamic range, 2.5 V output swing, no integrated limiter output | Superior high-frequency response but lacks differential limiter path required for coherent demodulation | Select AD8307ARZ when ultra-wideband RF power measurement is primary requirement and limiter functionality is implemented externally |
| LT5537EMS#TRPBF | 40 dB dynamic range, 10 MHz–1 GHz frequency range, 0.5 V to 1.8 V output, integrated temperature compensation | Narrower dynamic range limits use in high-sensitivity receivers; optimized for cellular front-ends rather than general-purpose measurement | Select LT5537EMS#TRPBF for compact, temperature-stable RSSI in handheld wireless devices where 40 dB range suffices |
Compared with AD8307ARZ and LT5537EMS#TRPBF, the AD606JRZ uniquely combines 80 dB dynamic range, integrated limiter outputs, and phase-stable performance at 10.7 MHz-making it the only option among the three suitable for dual-path IF strip architectures requiring simultaneous log and limit functions in ultrasound and radar systems.
Availability
AD606JRZ is available at Aetrix Electronics and suitable for ultrasound beamforming, radar RSSI, wireless IF strip, and EMI monitoring applications requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for AD606JRZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving precision instrumentation, communications, and industrial markets since 1965.
The AD606JRZ belongs to Analog Devices' RF logarithmic amplifier product line, designed specifically for high-dynamic-range signal strength measurement and phase-stable limiting in ultrasound, radar, and spectrum analysis systems.
FAQ
What is the maximum input frequency supported by the AD606JRZ in logarithmic mode?
The AD606JRZ supports logarithmic amplification up to 50 MHz under AC-coupled sinusoidal input conditions. This specification is confirmed in the "SIGNAL INPUT" section of the datasheet, where Log Amp fMAX is listed as 50 MHz (typical) at +25°C with +5 V supply. Performance degrades above this frequency due to bandwidth limitations in the successive-detection chain and post-demodulation filtering.
How does the AD606JRZ achieve ±3° phase stability over 80 dB input range?
The AD606JRZ achieves ±3° phase stability through precision-matched gain cells in its 9-stage successive-detection architecture and thermally stabilized biasing circuits. Each stage contributes 11.15 dB of gain with tightly controlled phase response, and the final limiter stage maintains consistent zero-crossing timing across input levels. This is verified in the "SIGNAL OUTPUT" table, where phase variation is specified as ±3° at 10.7 MHz over –75 dBm to +5 dBm.
Can the AD606JRZ operate from a supply voltage other than +5 V?
Yes, the AD606JRZ operates from +4.5 V to +5.5 V. Its logarithmic slope scales linearly with supply voltage (VY = 0.15 × VPOS), yielding 33.75 mV/dB at +4.5 V and 41.25 mV/dB at +5.5 V. The intercept remains supply-independent at –88.33 dBm. This behavior is documented in the "LOG (RSSI) OUTPUT" section and Figure 1 of the datasheet.
What is the purpose of pins FIL1 and FIL2 on the AD606JRZ?
Pins FIL1 and FIL2 connect to the internal offset-nulling loop's low-pass filter network. Adding an external capacitor between FIL1 and FIL2 lowers the cutoff frequency of this loop, extending low-frequency operation down to a few hertz. This is essential for audio-band or pulsed-RF applications where input coupling capacitors are large. The function is detailed in the "PIN FUNCTION DESCRIPTIONS" and "Offset-Control Loop" sections of the datasheet.
Is the AD606JRZ pin-compatible with other members of the AD606 family?
Yes, the AD606JRZ shares identical pinout and electrical characteristics with AD606JN (DIP) and AD606JR variants. All AD606J-grade parts use the same 16-pin configuration, functional pin assignments, and specifications across 0°C to +70°C. This compatibility is confirmed in the "ORDERING GUIDE" and "PIN DESCRIPTION" sections of the datasheet.
AD606JRZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Amplifier Type:
- Logarithmic
- Number of Circuits:
- 1
- Output Type:
- Differential
- Slew Rate:
- -
- Gain Bandwidth Product:
- -
- -3db Bandwidth:
- -
- Current - Input Bias:
- 4 µA
- Voltage - Input Offset:
- -
- Current - Supply:
- 13mA
- Current - Output / Channel:
- 1.2 mA
- Voltage - Supply Span (Min):
- 4.5 V
- Voltage - Supply Span (Max):
- 5.5 V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
AD606JRZ FAQ
1.How can I place an order for AD606JRZ through Aetrix?
Please submit a Request for Quotation (RFQ) for AD606JRZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD606JRZ reliable?
The price and inventory of AD606JRZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD606JRZ is usually 5 days.
3.What payment methods are accepted for AD606JRZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD606JRZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD606JRZ?
AD606JRZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD606JRZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD606JRZ?
For technical support, including AD606JRZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD606JRZ requirements.
6.How does Aetrix verify that AD606JRZ is sourced from the original manufacturer or authorized distributors?
All AD606JRZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD606JRZ meets industry standards.
7.What is the process for return or replacement of AD606JRZ?
All AD606JRZ units undergo pre-shipment inspection (PSI). If there is an issue with AD606JRZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD606JRZ part is unused and in its original packaging.
Return procedure for AD606JRZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD606JRZ Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

