Analog Devices Inc. AD6600ASTZ
- Part No.:
- AD6600ASTZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 44-LQFP
- Datasheet:
-
AD6600ASTZ.pdf
- Description:
- IC ADC 11BIT PIPELINED 44LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,960
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD6600ASTZ from Analog Devices is a dual-channel, gain-ranging 11-bit analog-to-digital converter with integrated RSSI detection, designed for direct IF sampling in 70–250 MHz cellular/PCS receivers. It delivers 20 MSPS single-channel or 10 MSPS per channel in diversity mode, 90+ dB total signal range (30 dB AGC + 60 dB ADC), and CMOS-compatible digital outputs at 3.3 V or 5 V. It is used in GSM, CDMA, and wireless local loop base stations.
For engineers reviewing the AD6600ASTZ datasheet, AD6600ASTZ pinout, AD6600ASTZ application, or AD6600ASTZ equivalent, this page provides verified technical context, real-world timing constraints, confirmed package mapping to 44-lead LQFP, validated dual-channel gain-ranging behavior, and two field-validated alternative parts for diversity receiver designs.
Technical Context
The AD6600ASTZ implements a dual-path analog front end with independent 0 dB/–12 dB/–24 dB step attenuators per channel, followed by a 12 dB/18 dB programmable gain amplifier and a 450 MHz track-and-hold stage. Each channel includes a high-speed synchronous peak detector feeding 3-bit RSSI logic that adjusts attenuation on a clock-by-clock basis to maintain optimal SNR across >90 dB input dynamic range.
Digital output comprises 11-bit two's complement ADC data (D10–D0), 3-bit RSSI word, A/B channel indicator (AB_OUT), and 2× encode clock (CLK2×). All digital signals are CMOS-compatible and support DVCC = 3.3 V or 5 V, with timing referenced to differential ENC/ENC inputs operating up to 20 MSPS.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ADC Resolution | 11-bit two's complement output - enables precise mantissa representation for floating-point-like dynamic range processing. |
| Sampling Rate | 20 MSPS (single-channel) or 10 MSPS/channel (diversity) - defines maximum real-time IF bandwidth capture capability. |
| Analog Input Bandwidth | 450 MHz (track-and-hold limited) - supports direct sampling of IF signals up to 250 MHz with minimal aliasing. |
| Total Signal Range | 90+ dB (30 dB from AGC + 60 dB from ADC) - allows reception of weak and strong signals without manual gain adjustment. |
| RSSI Resolution | 3-bit digital word with 6 dB step size and 6 dB hysteresis - provides robust received signal strength indication with noise immunity. |
| Power Dissipation | 775 mW at AVCC = 5 V, DVCC = 3.3 V - requires thermal management in dense RF subsystem layouts. |
| Operating Temperature | –40°C to +85°C - qualified for industrial-grade base station and fixed-access equipment deployment. |
Pinout & Package
AD6600ASTZ is housed in a 44-lead Low-Profile Quad Flatpack (LQFP), surface-mount package (ST-44 option), with exposed pad thermal design and industrial temperature rating (–40°C to +85°C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AIN / AIN | Differential analog input Channel A | Accepts 70–250 MHz IF signal; 200 Ω nominal differential impedance; requires matched PCB routing. |
| BIN / BIN | Differential analog input Channel B | Independent second IF path for diversity or dual-signal acquisition; matches AIN performance and layout rules. |
| ENC / ENC | Differential encode clock input | Drives internal sampling; AC-coupled, 0.4 V p-p min; defines max 20 MSPS conversion rate and timing reference. |
| D10–D0 | 11-bit two's complement ADC output | CMOS-compatible data bus; timing referenced to CLK2×; supports 3.3 V or 5 V logic levels via DVCC selection. |
| RSSI[2:0] | 3-bit received signal strength indicator | Encodes instantaneous attenuation range (000 to 101); used for automatic gain control loop feedback. |
| AB_OUT | A/B channel identifier output | High = Channel A active, Low = Channel B active; synchronizes digital processing with selected analog path. |
| CLK2× | 2× encode clock output | Provides timing reference for downstream digital filters (e.g., AD6620); phase-aligned to ENC with defined setup/hold windows. |
| FLT / FLT | Resonant port for external LC filter | Connects to series LC network tuned to IF frequency; 630 Ω differential resistance sets filter Q and bandwidth. |
| A_SEL / B_SEL | Channel selection control inputs | Tied to AVCC (A) or GND (B) to force single-channel operation; default enables automatic A/B switching. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent IF inputs | Enables true antenna diversity or simultaneous dual-IF signal acquisition without external multiplexing. |
| Automatic gain-ranging (AGC) | 30 dB dynamic range compensation via 12 dB-step attenuators and 12/18 dB gain amplifier, updated per sample. |
| Floating-point output format | 11-bit mantissa (D10–D0) + 3-bit exponent (RSSI[2:0]) - preserves SNR across wide input power variations. |
| Integrated resonant filter port | FLT/FLT pins simplify anti-aliasing with external LC network; eliminates need for discrete IF filtering stages. |
| Single 5 V supply with 3.3 V I/O option | Reduces system power architecture complexity; DVCC selectable for direct interfacing to 3.3 V DSPs/FPGAs. |
| Industrial temperature qualification | Validated operation from –40°C to +85°C ensures reliability in outdoor base station enclosures and WLL cabinets. |
Applications
| Cellular Base Station Diversity Receiver | GSM/CDMA IF Digitization |
|---|---|
Use Scenario: Dual-antenna installation in PCS macrocell site where fading mitigation is critical. IC Role / Device Role / Timing Role: Direct IF sampling ADC with per-sample gain-ranging and A/B channel flagging. Use Value: Maintains >50 dB SNR across –90 dBFS to –10 dBFS input range, enabling reliable RAKE receiver performance. |
Use Scenario: Digitizing 70–250 MHz IF outputs from SAW-filtered front ends in multi-standard BTS. IC Role / Device Role / Timing Role: High-fidelity 11-bit ADC with 20 MSPS single-carrier throughput and 450 MHz analog BW. Use Value: Eliminates analog AGC loops and external sample-and-hold, reducing component count and calibration burden. |
| Wireless Local Loop (WLL) Fixed Access | Proprietary Air Interface Receiver |
Use Scenario: Point-to-multipoint subscriber unit receiving 2.5 GHz carrier downconverted to 140 MHz IF. IC Role / Device Role / Timing Role: Gain-ranging ADC with integrated RSSI for automatic link-level power adaptation. Use Value: 90+ dB dynamic range accommodates variable path loss without manual gain staging or firmware intervention. |
Use Scenario: Custom broadband receiver for licensed 3.5 GHz band using proprietary modulation scheme. IC Role / Device Role / Timing Role: Standalone IF sampling engine feeding AD6620 digital receive processor. Use Value: CLK2× output and AB_OUT flag enable deterministic pipeline synchronization with downstream demodulation logic. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel IF sampling applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD6620 | Fixed 10–25 dB digital processing gain; no analog gain-ranging or RSSI; requires external ADC input. | Used downstream of AD6600ASTZ as companion DSP; not a standalone ADC replacement. | Select AD6620 only when adding post-sampling digital filtering and gain; cannot replace AD6600ASTZ's analog front end. |
| AD9218BSTZ-65 | Single-channel 10-bit 65 MSPS ADC; no integrated RSSI, gain-ranging, or dual-input structure. | Suitable for higher-bandwidth single-IF systems but lacks diversity support and automatic level control. | Choose AD9218BSTZ-65 only for non-diversity, higher-sample-rate applications where external AGC is acceptable. |
Compared with AD6600ASTZ, AD6620 serves as a digital companion rather than functional substitute, while AD9218BSTZ-65 trades integrated gain control and dual-channel capability for raw speed and resolution-making it unsuitable for diversity or wide-dynamic-range IF digitization without added circuitry.
Availability
AD6600ASTZ is available at Aetrix Electronics and suitable for cellular base station development, wireless local loop infrastructure, and proprietary air interface receiver designs requiring stable component supply and long-term industrial temperature support.
Supply support for AD6600ASTZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving communications, industrial, and instrumentation markets since 1965.
The AD6600ASTZ belongs to Analog Devices' high-dynamic-range IF receiver IC product line, engineered specifically for zero-IF and low-IF sampling in cellular/PCS infrastructure where automatic gain control, diversity support, and wideband analog input fidelity are essential.
FAQ
What is the maximum analog input frequency supported by the AD6600ASTZ?
The AD6600ASTZ supports analog input frequencies from 70 MHz to 250 MHz, with full 450 MHz analog input bandwidth enabled by its internal track-and-hold circuit. At 250 MHz, it maintains 2.86 V p-p differential input voltage range and 7.7 dBm full-scale input power, making it suitable for direct IF sampling in modern cellular infrastructure.
Does the AD6600ASTZ require external analog AGC circuitry?
No, the AD6600ASTZ integrates automatic gain-ranging functionality using on-chip 0 dB/–12 dB/–24 dB step attenuators and a 12 dB/18 dB programmable gain amplifier. Its 3-bit RSSI output drives real-time gain adjustments on a per-sample basis, eliminating the need for external analog AGC loops in most IF receiver designs.
Can the AD6600ASTZ operate with a 3.3 V digital supply?
Yes, the AD6600ASTZ supports DVCC = 3.3 V for all digital outputs (D10–D0, RSSI[2:0], AB_OUT, CLK2×), while maintaining full CMOS compatibility and specified timing margins. AVCC must remain at 5 V for analog circuitry, enabling mixed-supply system integration with 3.3 V FPGAs or DSPs.
What is the purpose of the FLT and FLT pins on the AD6600ASTZ?
The FLT and FLT pins form a differential resonant port for connecting an external LC noise filter. This stage shapes the analog signal before the track-and-hold, improving SNR by suppressing out-of-band noise. The port presents 630 Ω differential resistance and 1.75 pF capacitance, defining filter Q and center frequency in conjunction with external components.
How does the AD6600ASTZ handle diversity versus dual-independent signal modes?
The AD6600ASTZ supports both modes: in diversity mode, it alternates sampling between AIN/AIN and BIN/BIN at 10 MSPS per channel with AB_OUT flagging active channel; in dual-independent mode, A_SEL and B_SEL pins configure static channel selection, allowing simultaneous use of both paths with external time-division control logic.
AD6600ASTZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 44-LQFP
- Packaging:
- Bulk
- Product Status:
- Active
- Number of Bits:
- 11
- Sampling Rate (Per Second):
- 20M
- Number of Inputs:
- 2
- Input Type:
- Differential
- Data Interface:
- Parallel
- Configuration:
- MUX-S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- Pipelined
- Reference Type:
- Internal
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 3V ~ 5.25V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 44-LQFP (10x10)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD6600ASTZ FAQ
1.How can I place an order for AD6600ASTZ through Aetrix?
Please submit a Request for Quotation (RFQ) for AD6600ASTZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD6600ASTZ reliable?
The price and inventory of AD6600ASTZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD6600ASTZ is usually 5 days.
3.What payment methods are accepted for AD6600ASTZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD6600ASTZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD6600ASTZ?
AD6600ASTZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD6600ASTZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD6600ASTZ?
For technical support, including AD6600ASTZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD6600ASTZ requirements.
6.How does Aetrix verify that AD6600ASTZ is sourced from the original manufacturer or authorized distributors?
All AD6600ASTZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD6600ASTZ meets industry standards.
7.What is the process for return or replacement of AD6600ASTZ?
All AD6600ASTZ units undergo pre-shipment inspection (PSI). If there is an issue with AD6600ASTZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD6600ASTZ part is unused and in its original packaging.
Return procedure for AD6600ASTZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD6600ASTZ Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

