Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Data Acquisition > Analog to Digital Converters (ADC)

Analog Devices Inc. AD6654CBC

Name: AD6654CBC
Brand: Analog Devices Inc.
SKU: AD6654CBC
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: AD6654CBC

Manufacturer:: Analog Devices Inc.

Category:: Analog to Digital Converters (ADC)

Package:: 256-BGA, CSPBGA

Datasheet:: AD6654CBC.pdf

Description:: IC ADC 14BIT W/4CH RSP 256CSPBGA

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,296

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

AD6654CBC from Analog Devices is a 14-bit, 92.16 MSPS mixed-signal IF-to-baseband receiver integrating an ADC front end and a 4-/6-channel digital down-converter (DDC). It digitizes IF signals up to 200 MHz, performs frequency translation via a 32-bit NCO, applies programmable decimation (CIC5 + FIR/HB filters), and delivers baseband I/Q data via three 16-bit parallel ports - deployed in multistandard base stations for CDMA2000, WCDMA, and TD-SCDMA.

For engineers reviewing the AD6654CBC datasheet, AD6654CBC pinout, AD6654CBC application, or AD6654CBC equivalent, this page provides verified specifications including 90 dB SNR in 1.25 MHz CDMA bandwidth, 96 dB AGC range, fractional clock multiplier up to 200 MHz, internal 2.4 V reference, and differential track-and-hold input - all critical for RF receiver design validation and signal chain optimization.

Technical Context

The AD6654CBC implements a full IF sampling architecture: its 14-bit ADC digitizes real IF inputs up to 200 MHz with 2.2 V_p-p differential range and internal 2.4 V reference; output data feeds directly into a DDC with six independent processing channels, each containing an NCO, fifth-order CIC filter (decimation 1–32), two fixed-coefficient FIR/half-band filter pairs, and three RAM-coefficient FIR filters (MRCF/DRCF/CRCF).

Frequency translation uses a 32-bit complex NCO with >110 dBc SFDR and programmable phase offset; decimation stages reduce sample rates while maintaining alias rejection - FIR1+HB1 achieves 107 dB stopband attenuation, HB2 supports interpolation-by-2; AGC operates on RMS/peak-detected signal levels with 96 dB gain control range and clipping/rounding programmability.

Key Specifications

Parameter	Value and Actual Design Meaning
ADC Resolution	14-bit - enables high dynamic range digitization of wideband IF signals without quantization-limited distortion in cellular receiver applications.
Max Sampling Rate	92.16 MSPS - supports Nyquist-sampled IF bands up to 46.08 MHz, sufficient for multicarrier WCDMA and CDMA2000 channel aggregation.
SNR (CDMA BW)	90 dB typical in 1.25 MHz bandwidth - ensures clean demodulation of low-SNR CDMA signals under adjacent-channel interference.
NCO Frequency Range	Up to 200 MHz via fractional clock multiplier - allows precise IF-to-baseband translation while maintaining synchronization with ADC data-ready clock.
AGC Range	96 dB - dynamically scales digital outputs to match downstream DSP/FPGA input ranges across varying RF signal strengths in base station environments.
Parallel Output Ports	Three 16-bit ports (PA/PB/PC) - support simultaneous delivery of multiple channel I/Q streams at up to 200 MHz PCLK, enabling direct interface to Blackfin/TigerSHARC processors.
Analog Input Bandwidth	270 MHz - accommodates harmonics and blockers beyond fundamental IF, preserving signal integrity during high-frequency sampling.
Total Power Dissipation	2.5 W (WCDMA mode @ 92.16 MSPS) - reflects integrated power consumption of ADC + full 6-channel DDC processing, critical for thermal management in dense radio units.

Pinout & Package

The AD6654CBC is housed in a 256-lead LQFP (Low-Profile Quad Flat Package) with 0.5 mm pitch and exposed thermal pad. Pin functions are defined per the official Analog Devices AD6654 Rev. 0 datasheet Section "Pin Configuration and Function Descriptions" (Page 19).

Pin/Terminal	Circuit Role	Design Meaning
AIN+, AIN−	Differential analog input	Accepts 2.2 V_p-p IF signal; internal track-and-hold enables accurate sampling up to 200 MHz without external buffering.
ENC+, ENC−	Differential encode clock input	Drives ADC sampling at up to 92.16 MSPS; timing-critical interface requiring matched trace lengths and controlled impedance.
DR	ADC data-ready output	Synchronized strobe indicating valid ADC output word; used as DDC input clock source to ensure deterministic latency between ADC and DDC stages.
OVR	ADC overrange indicator	Active-high flag signaling input saturation; enables fast AGC response or system-level gain adjustment before clipping occurs.
PA[15:0], PB[15:0], PC[15:0]	Parallel data output buses	Deliver 16-bit I/Q or real data per channel; support master/slave PCLK modes and interleaved/IQ formats for flexible FPGA/DSP interfacing.
SYNC0–SYNC3	Chip synchronization inputs	Enable deterministic multi-chip alignment for MIMO or smart antenna systems; support HOP and START commands per AD6654 sync protocol.
EXP[2:0]	Exponent output	3-bit level indicator derived from ADC input power; drives external DVGA in 6 dB steps (up to 48 dB) for analog gain pre-conditioning.
VREF	Internal reference voltage	2.4 V output used to set common-mode bias for dc-coupled differential amplifiers (e.g., AD8138) driving AIN+ / AIN−.

Key Features

Feature	Design Value
Integrated 14-bit ADC + 6-channel DDC	Eliminates need for discrete ADC + FPGA-based down-conversion, reducing BOM count, PCB area, and interconnect jitter in macro/microcell radios.
Programmable RAM-coefficient filters (MRCF/DRCF/CRCF)	Enables field-upgradable spectral shaping - CRCF typically configured as RRC or antialiasing filter to meet air-interface mask requirements (e.g., UMTS, TD-SCDMA).
User-configurable BIST	Verifies internal data paths and filter functionality during power-up or maintenance without external test equipment - critical for remote base station diagnostics.
Blackfin®/TigerSHARC®-compatible microport	Supports 8-/16-bit Intel/Motorola bus protocols, allowing direct register access from industry-standard DSPs without glue logic or bridge ICs.
Synchronous serial port (SPORT/SPI)	Enables configuration and status readback using standard interfaces - SPORT mode supports daisy-chaining multiple AD6654CBC devices with shared clock and frame sync.
Digital AGC with RMS/peak detection	Maintains consistent signal amplitude at DDC output despite wide RF input dynamic range - essential for RAKE receiver performance in CDMA systems.

Applications

CDMA2000 Base Station Receiver	WCDMA Femtocell Transceiver
Use Scenario: Digitally down-convert and filter up to six concurrent CDMA2000 carriers sampled at IF (e.g., 190 MHz) in a macrocell BTS. IC Role / Device Role / Timing Role: Performs IF sampling, NCO-based frequency translation, CIC/FIR filtering, and AGC scaling - delivering synchronized I/Q data to RAKE receivers. Use Value: Achieves 89 dB SNR in 1.25 MHz bandwidth and 96 dB AGC range, ensuring robust soft-decision decoding under multipath and interference.	Use Scenario: Process WCDMA signals in compact indoor femtocell units with tight power and space constraints. IC Role / Device Role / Timing Role: Integrates ADC and DDC in single LQFP package; uses fractional clock multiplier to derive 200 MHz DDC clock from 76.8 MSPS ADC clock. Use Value: Reduces total power to 2.0 W (TDS-CDMA mode) while supporting 5 MHz channel bandwidth and RRC filtering via CRCF.
TD-SCDMA Smart Antenna System	WiMAX Baseband Test Equipment
Use Scenario: Synchronize multiple AD6654CBC devices across antenna array elements using SYNC0–SYNC3 for coherent beamforming. IC Role / Device Role / Timing Role: Provides deterministic latency and phase-aligned NCO outputs (via 16-bit phase offset register) across channels for spatial signal processing. Use Value: Enables sub-degree angular resolution by aligning I/Q data streams across six channels with <1 ns skew, verified via BIST and timing diagrams.	Use Scenario: Capture and analyze broadband WiMAX signals (2.3–2.4 GHz band) in lab-grade signal analyzers requiring wide instantaneous bandwidth. IC Role / Device Role / Timing Role: Samples IF at 92.16 MSPS with 270 MHz analog input bandwidth, then applies programmable decimation to isolate 10 MHz WiMAX channels. Use Value: Delivers >87 dB SNR in 1.25 MHz bandwidth and >90 dBc two-tone IMD, meeting EN 61000-4-3 radiated immunity test fidelity requirements.

CDMA2000 Base Station Receiver

WCDMA Femtocell Transceiver

Use Scenario: Digitally down-convert and filter up to six concurrent CDMA2000 carriers sampled at IF (e.g., 190 MHz) in a macrocell BTS.

IC Role / Device Role / Timing Role: Performs IF sampling, NCO-based frequency translation, CIC/FIR filtering, and AGC scaling - delivering synchronized I/Q data to RAKE receivers.

Use Value: Achieves 89 dB SNR in 1.25 MHz bandwidth and 96 dB AGC range, ensuring robust soft-decision decoding under multipath and interference.

Use Scenario: Process WCDMA signals in compact indoor femtocell units with tight power and space constraints.

IC Role / Device Role / Timing Role: Integrates ADC and DDC in single LQFP package; uses fractional clock multiplier to derive 200 MHz DDC clock from 76.8 MSPS ADC clock.

Use Value: Reduces total power to 2.0 W (TDS-CDMA mode) while supporting 5 MHz channel bandwidth and RRC filtering via CRCF.

TD-SCDMA Smart Antenna System

WiMAX Baseband Test Equipment

Use Scenario: Synchronize multiple AD6654CBC devices across antenna array elements using SYNC0–SYNC3 for coherent beamforming.

IC Role / Device Role / Timing Role: Provides deterministic latency and phase-aligned NCO outputs (via 16-bit phase offset register) across channels for spatial signal processing.

Use Value: Enables sub-degree angular resolution by aligning I/Q data streams across six channels with <1 ns skew, verified via BIST and timing diagrams.

Use Scenario: Capture and analyze broadband WiMAX signals (2.3–2.4 GHz band) in lab-grade signal analyzers requiring wide instantaneous bandwidth.

IC Role / Device Role / Timing Role: Samples IF at 92.16 MSPS with 270 MHz analog input bandwidth, then applies programmable decimation to isolate 10 MHz WiMAX channels.

Use Value: Delivers >87 dB SNR in 1.25 MHz bandwidth and >90 dBc two-tone IMD, meeting EN 61000-4-3 radiated immunity test fidelity requirements.

Equivalent & Alternatives

The following parts are listed as comparable options for similar wideband digital down-converter applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
AD6673BCPZ	11-bit, 250 MSPS ADC-only device with no integrated DDC; requires external FPGA for down-conversion.	Used where higher sampling rate and lower latency are prioritized over integration - e.g., radar pulse capture.	Select AD6673BCPZ only when DDC functionality is implemented externally and >200 MSPS real-time bandwidth is required.
AD9643BCPZ-250	14-bit, 250 MSPS dual ADC with JESD204B output; no on-chip NCO, CIC, or AGC - pure digitizer.	Targets high-speed data acquisition and software-defined radio front ends needing serialized backhaul to FPGA.	Choose AD9643BCPZ-250 when migrating to JESD204B infrastructure and offloading DDC to FPGA resources.

Compared with AD6654CBC, AD6673BCPZ offers higher sampling speed but no DDC, increasing system complexity; AD9643BCPZ-250 provides JESD204B serialization and dual-channel capability but removes all digital processing - making AD6654CBC uniquely suited for integrated, low-latency, multichannel IF receivers in 3G/4G infrastructure.

Availability

AD6654CBC is available at Aetrix Electronics and suitable for CDMA2000 base stations, WCDMA femtocells, and TD-SCDMA smart antenna systems requiring stable component supply, long-term lifecycle support, and traceable sourcing for telecom infrastructure deployment.

Supply support for AD6654CBC includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving communications, industrial, and instrumentation markets since 1965.

The AD6654CBC belongs to Analog Devices' high-speed receiver IC product line, engineered specifically for multistandard wireless infrastructure - combining precision ADCs with configurable DDCs to replace discrete signal chain solutions in macrocells, microcells, and test equipment.

FAQ

What is the maximum IF input frequency supported by the AD6654CBC?

The AD6654CBC supports analog input frequencies up to 200 MHz with 270 MHz analog input bandwidth, enabling direct sampling of IF signals in CDMA2000, WCDMA, and TD-SCDMA systems without external mixing. Its internal track-and-hold amplifier maintains accuracy across this range when driven differentially with 2.2 V_p-p swing, as confirmed in the ADC AC Specifications table (Page 7) and General Description (Page 4).

Does the AD6654CBC include an internal voltage reference, and what is its value?

Yes, the AD6654CBC integrates a 2.4 V internal voltage reference (VREF), specified in Table 2 (ADC DC Specifications, Page 6). This reference sets the common-mode offset for differential analog inputs and can drive external circuitry like the AD8138 amplifier - though buffering is recommended if loading exceeds 10 µA, per footnote 1 in the datasheet.

How many independent digital down-conversion channels does the AD6654CBC support?

The AD6654CBC supports either four or six independent DDC channels, as stated in the General Description (Page 4) and Product Highlights (Page 5). The 4-channel variant disables Channel 4 and Channel 5 internally, while retaining identical memory map, I/O ports, and DDC input features - both versions share the same AD6654CBC part number and LQFP package.

What interfaces are available to configure the AD6654CBC registers?

The AD6654CBC supports configuration via two hardware interfaces: an 8-/16-bit microport compatible with Intel and Motorola bus protocols, and a synchronous serial port supporting SPORT, SPI, and SSR standards. Both are detailed in Sections 18–21 (Pages 70–69) and enable full register access to NCO, filter coefficients, AGC settings, and BIST controls without requiring external logic.

What is the purpose of the EXP[2:0] output pins on the AD6654CBC?

The EXP[2:0] pins output a 3-bit exponent representing the measured power level of the ADC input signal, used to control external digital variable-gain amplifiers (DVGAs) in 6 dB steps - providing up to 48 dB of analog gain adjustment before digitization. This function is described in the General Description (Page 4) and Application Information section (Page 28) as part of the input stage power monitoring.

Can the AD6654CBC operate with a non-integer relationship between ADC clock and DDC processing clock?

Yes, the AD6654CBC incorporates a fractional clock multiplier that generates a DDC master clock up to 200 MHz from the slower ADC encode clock (e.g., 92.16 MSPS), enabling precise non-integer multiplication while preserving edge identity. This is explicitly documented in the General Description (Page 5) and Product Highlights (Page 5) as a core feature for maximizing DDC throughput without sacrificing synchronization.

AD6654CBC Specifications

Product attributes: Attribute value

Manufacturer:: Analog Devices Inc.

Series:: -

Package/Case:: 256-BGA, CSPBGA

Packaging:: Tray

Product Status:: Obsolete

Number of Bits:: 14

Sampling Rate (Per Second):: 92.16M

Number of Inputs:: 1

Input Type:: Differential

Data Interface:: Parallel, Serial

Configuration:: S/H-ADC

Ratio - S/H:ADC:: 1:1

Number of A/D Converters:: 1

Architecture:: Subranging

Reference Type:: Internal

Voltage - Supply, Analog:: 5V

Voltage - Supply, Digital:: 3V ~ 3.6V

Features:: -

Operating Temperature:: -25°C ~ 85°C

Supplier Device Package:: 256-CSPBGA (17x17)

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

AD6654CBC FAQ

1.How can I place an order for AD6654CBC through Aetrix?

Please submit a Request for Quotation (RFQ) for AD6654CBC on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for AD6654CBC reliable?

The price and inventory of AD6654CBC are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD6654CBC is usually 5 days.

3.What payment methods are accepted for AD6654CBC?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD6654CBC transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for AD6654CBC?

AD6654CBC orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your AD6654CBC order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for AD6654CBC?

For technical support, including AD6654CBC datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD6654CBC requirements.

6.How does Aetrix verify that AD6654CBC is sourced from the original manufacturer or authorized distributors?

All AD6654CBC products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD6654CBC meets industry standards.

7.What is the process for return or replacement of AD6654CBC?

All AD6654CBC units undergo pre-shipment inspection (PSI). If there is an issue with AD6654CBC, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The AD6654CBC part is unused and in its original packaging.

Return procedure for AD6654CBC:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…