Analog Devices Inc. AD6679-500EBZ
- Part No.:
- AD6679-500EBZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- RF, RFID, Wireless Evaluation Boards
- Package:
- Datasheet:
-
AD6679-500EBZ.pdf
- Description:
- EVAL BOARD AD6679-500
- Quantity:
- Payment:

- Shipping:

Inventory:1,364
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD6679-500EBZ from Analog Devices is a full-featured evaluation board for the AD6679 dual-channel, 14-bit, 500 MSPS IF diversity receiver ADC. It supports NSR (Noise Shaping Requantizer), VDR (Variable Dynamic Range), and DDC-based real/complex processing modes with 500 MHz sample clock input, wideband balun-driven analog inputs, and FPGA-based data capture via FMC interface.
For engineers reviewing the AD6679-500EBZ datasheet, AD6679-500EBZ pinout, AD6679-500EBZ application, or AD6679-500EBZ equivalent, this board enables rapid validation of high-speed ADC performance in RF receiver chains, SDR front-ends, and multi-channel IF sampling systems - with VisualAnalog® and SPIController software support, configurable decimation, and real-time FFT analysis.
Technical Context
The AD6679-500EBZ implements hardware and firmware infrastructure to exercise the AD6679's core signal chain: dual 14-bit 500 MSPS ADCs, programmable digital downconverters (DDCs), NSR noise-shaping, and VDR dynamic range adaptation. It interfaces directly with HSC-ADC-EVALEZ or ADS7-V2EBZ FPGA capture platforms via FMC-LPC connector.
Board-level features include on-board 12 V/1 A and 3.3 V/3 A power regulation from FMC host, 1 GHz low-jitter clock conditioning for J801, differential 50 Ω balun-coupled inputs at P200/P202, and SPI-controlled register access to all AD6679 configuration registers including Chip Application Mode (0x200), Decimation Ratio (0x201), and VDR tuning (0x434).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Target Device | AD6679 dual-channel 14-bit 500 MSPS IF diversity receiver ADC |
| Sample Clock Input | 500 MHz supported via J801 SMA connector; requires clean, low-jitter source (≤14 dBm, 1 GHz nominal) |
| Analog Input Interface | Dual 50 Ω single-ended inputs (P200, P202) with wideband baluns enabling differential drive into ADC front-end |
| FPGA Capture Interface | FMC-LPC connector compatible with HSC-ADC-EVALEZ (primary) or ADS7-V2EBZ (optional) data capture boards |
| Power Supply | No external supplies needed: draws 12 V/1 A and 3.3 V/3 A from FMC host; no onboard AC-DC conversion required |
| Software Support | VisualAnalog® v1.0+ with AD6679 canvas; SPIController for register-level control; ACE-compatible FPGA MCS files included |
Availability
AD6679-500EBZ is available at Aetrix Electronics and suitable for RF receiver development, SDR prototyping, and high-speed ADC characterization requiring stable component supply, traceable sourcing, and long-term evaluation platform continuity.
Supply support for AD6679-500EBZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving communications, industrial, automotive, and instrumentation markets since 1965.
The AD6679-500EBZ belongs to Analog Devices' high-speed data converter evaluation platform family, designed specifically to accelerate development of wideband IF sampling receivers, diversity architectures, and software-defined radio front-ends.
FAQ
What is the primary function of the AD6679-500EBZ?
The AD6679-500EBZ is an evaluation board for the AD6679 dual-channel 14-bit 500 MSPS IF diversity receiver ADC. It provides complete signal chain infrastructure - including clock conditioning, balun-coupled analog inputs, FMC-based FPGA data capture, and SPI register control - to validate NSR, VDR, and DDC processing modes in real-world RF receiver applications. The AD6679-500EBZ does not contain the ADC as a standalone IC; it hosts the AD6679 device and enables full functional testing.
Which FPGA data capture boards are compatible with the AD6679-500EBZ?
The AD6679-500EBZ is validated for use with the HSC-ADC-EVALEZ FPGA-based data capture board (recommended) and optionally with the ADS7-V2EBZ. Both connect via the FMC-LPC interface. The AD6679-500EBZ requires specific FPGA MCS files - ad9684_evalez_05202014_0903am.mcs for HSC-ADC-EVALEZ and ad9684_ads7v2.mcs for ADS7-V2EBZ - which are provided by Analog Devices and must be loaded before operation.
Does the AD6679-500EBZ require external power supplies?
No. The AD6679-500EBZ draws all required power - 12 V at 1 A and 3.3 V at 3 A - directly from the FMC host board (e.g., HSC-ADC-EVALEZ). It contains no onboard AC-DC converters or external power jacks. Power sequencing and regulation are handled internally using the FMC-supplied rails, simplifying lab setup and eliminating need for auxiliary supplies.
What software tools are required to operate the AD6679-500EBZ?
Operation of the AD6679-500EBZ requires Analog Devices' VisualAnalog® (for FFT analysis, canvas-based signal flow, and DDC/NRS/VDR configuration) and SPIController (for low-level register read/write, soft resets, and status monitoring). Both tools are freely available from analog.com and support Windows®. The AD6679-500EBZ also integrates with ACE (Analog Devices' evaluation software framework) for advanced system-level control.
Can the AD6679-500EBZ be used for complex ZIF (Zero-IF) mode evaluation?
Yes. The AD6679-500EBZ supports complex ZIF mode via its hosted AD6679 device when configured with one DDC, complex mixer selection, 0 Hz IF mode, and decimate-by-2 filtering - using Channel A for I and Channel B for Q inputs. VisualAnalog provides built-in image exclusion logic to enable accurate SFDR measurement in this mode, and the AD6679-500EBZ's balun-coupled inputs ensure proper phase-matched signal delivery for quadrature integrity.
AD6679-500EBZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Packaging:
- Box
- Product Status:
- Active
- Type:
- Receiver
- Frequency:
- -
- Contents:
- Board(s)
- Utilized IC / Part:
- AD6679
AD6679-500EBZ FAQ
1.How can I place an order for AD6679-500EBZ through Aetrix?
Please submit a Request for Quotation (RFQ) for AD6679-500EBZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD6679-500EBZ reliable?
The price and inventory of AD6679-500EBZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD6679-500EBZ is usually 5 days.
3.What payment methods are accepted for AD6679-500EBZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD6679-500EBZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD6679-500EBZ?
AD6679-500EBZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD6679-500EBZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD6679-500EBZ?
For technical support, including AD6679-500EBZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD6679-500EBZ requirements.
6.How does Aetrix verify that AD6679-500EBZ is sourced from the original manufacturer or authorized distributors?
All AD6679-500EBZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD6679-500EBZ meets industry standards.
7.What is the process for return or replacement of AD6679-500EBZ?
All AD6679-500EBZ units undergo pre-shipment inspection (PSI). If there is an issue with AD6679-500EBZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD6679-500EBZ part is unused and in its original packaging.
Return procedure for AD6679-500EBZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD6679-500EBZ Tags

-
113991054
Seeed Technology Co., Ltd

-
SC0918
Raspberry Pi

-
113991114
Seeed Technology Co., Ltd

-
ESP32-C6-DEVKITM-1-N4
Espressif Systems

-
ESP32-DEVKITM-1
Espressif Systems

-
C008
M5Stack Technology Co., Ltd.

-
ESP32-C3-DEVKITC-02
Espressif Systems

-
ESP32-C6-DEVKITC-1-N8
Espressif Systems

-
DFR0478
DFRobot

-
102010448
Seeed Technology Co., Ltd

-
ESP32-DEVKITC-32E
Espressif Systems

-
ESP32-DEVKITC-32UE
Espressif Systems
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
