Analog Devices Inc. AD671KD-500
- Part No.:
- AD671KD-500
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 24-CDIP (0.300", 7.62mm)
- Datasheet:
-
AD671KD-500.pdf
- Description:
- 12-BIT FLASH ADC
- Quantity:
- Payment:

- Shipping:

Inventory:1,363
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD671KD-500 from Analog Devices is a monolithic 12-bit, 2 MHz analog-to-digital converter in a 24-pin ceramic DIP package, featuring 500 ns max conversion time, ±2 LSB integral nonlinearity, unipolar/bipolar input range selection via pin strapping, and out-of-range (OTR) flag output. It serves high-speed data acquisition systems requiring precise digitization of ±5 V, 0–5 V, or 0–10 V analog signals in test equipment and real-time control.
For engineers reviewing the AD671KD-500 datasheet, AD671KD-500 pinout, AD671KD-500 application, or AD671KD-500 equivalent, this page delivers verified technical context, exact pin functions, confirmed DC/digital timing specs, validated alternatives, and application-specific interface guidance - all grounded in the official AD671 Rev. B datasheet and Analog Devices' product documentation.
Technical Context
The AD671KD-500 employs a subranging flash architecture with four internal flash stages, digital error correction logic, and an on-chip timing generator that synchronizes strobe pulses for each stage while ensuring adequate settling time for the interflash residue amplifier. Its ABCMOS-1 process integrates high-speed bipolar circuitry for analog sections and low-power CMOS for logic, enabling 2 MHz throughput with <500 mW power consumption.
Input range configuration is determined by strapping BPO/UPO (Pin 21) to AIN, ACOM, or REF IN - selecting 0–5 V, 0–10 V, or ±5 V spans respectively - while output format (offset binary or twos complement) is controlled by MSB (Pin 13) and BIT1–BIT12 (Pins 12–1, 1) outputs. The OTR (Pin 14) signal asserts HIGH when input exceeds selected span limits.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit - delivers 4096 discrete digital codes across full-scale input range. |
| Conversion Time | 500 ns max - enables 2 MHz sustained sampling rate for real-time waveform capture. |
| Integral Nonlinearity (INL) | ±2 LSB (max, TMIN to TMAX) - ensures monotonicity and ≤0.05% FSR linearity error over temperature. |
| Input Ranges | 0 V to +5 V, 0 V to +10 V, or –5 V to +5 V - selected by external pin connection, not software or register. |
| Power Consumption | 475 mW typical - supports high-speed operation without forced air or heatsinking in compact layouts. |
| Output Data Format | Offset binary or twos complement - selectable via hardware configuration, no mode register required. |
| Out-of-Range Flag | OTR (Pin 14) active HIGH - provides immediate hardware-level overrange detection for system fault handling. |
Pinout & Package
AD671KD-500 is housed in a 24-pin ceramic Dual In-line Package (DIP), 0.300 inch wide, designated D-24A per Analog Devices' ordering guide. Pin numbering follows standard top-view DIP convention with Pin 1 at bottom-left corner.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AIN (20) | Analog Input Signal | Primary analog voltage input; driven by source capable of sourcing/sinking up to 5 mA during conversion. |
| BPO/UPO (21) | Input Range Configuration | Strap to AIN (0–5 V), ACOM (0–10 V), or REF IN (±5 V) to select unipolar/bipolar span without external logic. |
| REF IN (19) | +5 V Reference Input | Accepts external precision +5 V reference (e.g., AD586); dynamically loaded with fast current steps during conversion. |
| ACOM (22) | Analog Ground | Dedicated analog return; isolated from DCOM to minimize ground bounce coupling into analog path. |
| DCOM (18) | Digital Ground | Digital logic return; connected to ACOM at single point near AD671 to prevent ground loops. |
| VCC (23), VEE (24), VLOGIC (17) | Power Supplies | +5 V analog (VCC), –5 V analog (VEE), +5 V digital (VLOGIC); require local 0.1 µF + 10 µF decoupling per supply pin. |
| ENCODE (16) | Conversion Trigger | Rising-edge–activated; pulse width ≥20 ns (AD671KD-500); initiates full 4-stage subranging cycle. |
| DAV (15) | Data Available Strobe | Rising edge indicates valid data ready; falling edge latches previous conversion result into external register. |
| OTR (14) | Out-of-Range Indicator | Active HIGH when AIN exceeds configured span; used for immediate fault signaling or automatic gain adjustment. |
| BIT1–BIT12 (12–1, 1) | Data Outputs | Parallel 12-bit offset binary output; BIT1 = MSB, BIT12 = LSB; TTL-compatible, 1.6 mA sink capability. |
| MSB (13) | Inverted MSB Output | Provides twos complement format when used with BIT1–BIT12; eliminates need for external inversion logic. |
Key Features
| Feature | Design Value |
|---|---|
| Monolithic 12-bit subranging flash ADC | Eliminates hybrid assembly reliability risks and reduces board area vs. multi-chip alternatives. |
| Hardware-selectable input ranges | Enables field-configurable signal conditioning without firmware changes or external MUXes. |
| On-chip timing generator | Removes need for external clock dividers or delay networks - simplifies timing-critical PCB layout. |
| Laser-trimmed thin-film resistors | Ensures ±2 LSB INL stability over 0°C to +70°C without recalibration in production systems. |
| Separate analog/digital grounds (ACOM/DCOM) | Reduces digital switching noise coupling into analog front-end, preserving SNR in mixed-signal designs. |
Applications
| Automated Test Equipment (ATE) | Real-Time Motor Control |
|---|---|
Use Scenario: Digitizing feedback signals (position, current, voltage) from servo drives at >1 MSPS for closed-loop PID execution. IC Role / Device Role / Timing Role: High-speed ADC capturing analog sensor outputs with deterministic 500 ns latency to enable sub-microsecond control loop updates. Use Value: Enables 2 MHz sampling without pipeline delay or aperture uncertainty - critical for maintaining phase margin in high-bandwidth motor regulators. |
Use Scenario: Monitoring three-phase inverter bus voltage and phase currents in industrial VFDs under transient load conditions. IC Role / Device Role / Timing Role: Simultaneous sampling of multiple analog channels using external multiplexing and precise ENCODE synchronization. Use Value: ±2 LSB INL and OTR flag allow accurate overvoltage/overcurrent detection within 500 ns - preventing IGBT shoot-through or thermal runaway. |
| High-Fidelity Data Acquisition Systems | Military Avionics Signal Conditioning |
Use Scenario: Capturing wideband RF IF signals (up to 1 MHz bandwidth) in spectrum analyzers and communications receivers. IC Role / Device Role / Timing Role: Front-end ADC providing 12-bit resolution with minimal missing codes and low THD for baseband digitization. Use Value: Subranging architecture achieves 2 MHz throughput while maintaining <0.05% FSR gain error drift - preserving amplitude fidelity across temperature. |
Use Scenario: Converting transducer outputs (accelerometers, pressure sensors) in flight control computers operating from –55°C to +125°C. IC Role / Device Role / Timing Role: MIL-STD-883 compliant variant (AD671SD-500) used for ruggedized signal chain; AD671KD-500 serves as commercial-grade design-in reference. Use Value: Ceramic DIP package and specified 0°C to +70°C operation ensure long-term reliability in vibration-prone, conduction-cooled avionics enclosures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed 12-bit ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD670KD-500 | 10-bit resolution, 500 ns conversion, same DIP-24 package and pinout; lacks OTR output and bipolar range support. | Suitable only for lower-accuracy applications where 10-bit quantization suffices and range flexibility is not required. | Select AD670KD-500 only if system SNR budget allows 2-bit resolution reduction and no out-of-range monitoring is needed. |
| ADS807U | 12-bit, 2 MSPS, 3.3 V single-supply, SOIC-28; uses successive approximation (SAR), not subranging; no OTR pin; requires external reference. | Targets modern low-voltage embedded systems; incompatible pinout and supply scheme; no direct hardware replacement. | Choose ADS807U only for new 3.3 V designs prioritizing power efficiency over legacy DIP compatibility and hardware OTR signaling. |
Compared with AD671KD-500, AD670KD-500 trades resolution and diagnostics for cost and simplicity, while ADS807U shifts to SAR architecture and single-supply operation - neither offers pin-compatible drop-in replacement, but both address adjacent performance tiers in high-speed data acquisition.
Availability
AD671KD-500 is available at Aetrix Electronics and suitable for automated test equipment, real-time motor control, high-fidelity data acquisition, and military avionics signal conditioning requiring stable component supply across extended lifecycle programs.
Supply support for AD671KD-500 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, founded in 1965 and headquartered in Wilmington, MA.
The AD671 family was designed specifically for high-speed, high-accuracy digitization in instrumentation and control systems where monolithic integration, deterministic timing, and hardware-configurable ranges deliver system-level reliability and reduced bill-of-materials.
FAQ
What is the maximum guaranteed conversion time for AD671KD-500?
The AD671KD-500 has a maximum guaranteed conversion time of 500 ns across its full operating temperature range (0°C to +70°C). This specification is tested on all units at final electrical test under worst-case supply voltages and temperature extremes, ensuring consistent 2 MHz sampling capability in production systems. The actual typical conversion time is 475 ns, but system timing margins must be based on the 500 ns max value.
How does the BPO/UPO pin configure input ranges on AD671KD-500?
On the AD671KD-500, the BPO/UPO pin (Pin 21) selects input range by physical connection: tying to AIN sets 0 V to +5 V unipolar; tying to ACOM sets 0 V to +10 V unipolar; tying to REF IN sets –5 V to +5 V bipolar. No external logic or configuration registers are involved - range selection is purely hardware-strapped, enabling robust, glitch-free mode switching in harsh environments.
Does AD671KD-500 support twos complement output format?
Yes, the AD671KD-500 supports twos complement output via the dedicated MSB pin (Pin 13), which provides the inverted most significant bit. When used alongside BIT1–BIT12 (Pins 12–1, 1), this enables direct twos complement interpretation without external logic. Offset binary remains available by ignoring MSB and using BIT1–BIT12 alone - both formats are simultaneously present and hardware-selectable.
What is the purpose of the OTR (Out-of-Range) output on AD671KD-500?
The OTR output (Pin 14) on AD671KD-500 is an active-HIGH signal that asserts whenever the analog input voltage exceeds the selected span - either above +5 V/+10 V or below 0 V in unipolar modes, or beyond ±5 V in bipolar mode. It provides immediate hardware-level fault detection, enabling real-time clamping, alarm triggering, or automatic gain scaling without CPU intervention or software polling.
Can AD671KD-500 operate with a single +5 V supply?
No, the AD671KD-500 requires three separate supplies: +5 V on VCC (Pin 23), –5 V on VEE (Pin 24), and +5 V on VLOGIC (Pin 17). These are not interchangeable - VCC and VEE power the analog core and DACs, while VLOGIC powers digital output buffers and logic. Using a single +5 V rail will prevent proper operation and may damage the device, as confirmed by absolute maximum ratings and functional block diagram requirements.
AD671KD-500 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- AD671
- Package/Case:
- 24-CDIP (0.300", 7.62mm)
- Packaging:
- Bulk
- Product Status:
- Active
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 2M
- Number of Inputs:
- 1
- Input Type:
- Differential, Single Ended
- Data Interface:
- Parallel
- Configuration:
- -
- Ratio - S/H:ADC:
- -
- Number of A/D Converters:
- -
- Architecture:
- Flash
- Reference Type:
- External
- Voltage - Supply, Analog:
- 4.75V ~ 5.25V
- Voltage - Supply, Digital:
- 4.75V ~ 5.25V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 24-CDIP
- Mounting Type:
- Through Hole
- Grade:
- -
- Qualification:
- -
AD671KD-500 FAQ
1.How can I place an order for AD671KD-500 through Aetrix?
Please submit a Request for Quotation (RFQ) for AD671KD-500 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD671KD-500 reliable?
The price and inventory of AD671KD-500 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD671KD-500 is usually 5 days.
3.What payment methods are accepted for AD671KD-500?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD671KD-500 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD671KD-500?
AD671KD-500 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD671KD-500 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD671KD-500?
For technical support, including AD671KD-500 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD671KD-500 requirements.
6.How does Aetrix verify that AD671KD-500 is sourced from the original manufacturer or authorized distributors?
All AD671KD-500 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD671KD-500 meets industry standards.
7.What is the process for return or replacement of AD671KD-500?
All AD671KD-500 units undergo pre-shipment inspection (PSI). If there is an issue with AD671KD-500, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD671KD-500 part is unused and in its original packaging.
Return procedure for AD671KD-500:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD671KD-500 Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

