My Inquiry
My Account
Analog Devices Inc. AD673JD
- Part No.:
- AD673JD
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 20-CDIP (0.300", 7.62mm)
- Datasheet:
-
AD673JD.pdf
- Description:
- IC ADC 8BIT W/REF/CLK/COMP 20DIP
- Quantity:
- Payment:
- Shipping:
Inventory:11,758
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD673JD from Analog Devices is a complete 8-bit successive approximation analog-to-digital converter (ADC) with integrated buried Zener reference, on-chip clock, comparator, SAR register, and 3-state digital outputs. It delivers ±1/2 LSB relative accuracy, supports unipolar (0 V to +10 V) or bipolar (–5 V to +5 V) input ranges, and achieves full conversion in ≤30 µs using +5 V and –12 V to –15 V supplies - ideal for precision data acquisition in industrial instrumentation and test equipment.
For engineers reviewing the AD673JD datasheet, AD673JD pinout, AD673JD application, or AD673JD equivalent, key selection considerations include its hermetically sealed 20-pin ceramic DIP package, dual-supply operation, no-missing-codes guarantee over 0°C to +70°C, and direct microprocessor bus interface without external buffers.
Technical Context
The AD673JD implements successive approximation via integrated injection logic (I2L), with an internal 8-bit current-output DAC matched to a laser-trimmed 5 kΩ thin-film input resistor. Its temperature-compensated buried Zener reference ensures stable full-scale calibration across operating temperature.
Conversion is initiated by the trailing edge of a ≥500 ns positive CONVERT pulse; DATA READY (DR) asserts within 1.5 µs after the leading edge to signal reset completion and goes low upon conversion finish. Data output is enabled via DATA ENABLE (DE), with 150 ns typical access time and high-impedance control for bus sharing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 8 bits - defines quantization step size of 39.06 mV (unipolar full-scale = 10 V) |
| Relative Accuracy | ±1/2 LSB max - guarantees monotonic transfer function with no missing codes at 0°C to +70°C |
| Conversion Time | 10–30 µs - enables up to 100 kSPS throughput with deterministic timing for real-time sampling |
| Analog Input Range | Unipolar: 0 V to +10 V; Bipolar: –5 V to +5 V - selectable via Pin 16 (BIPOLAR OFFSET) open or grounded |
| Supply Voltages | +5 V (V+) and –12 V to –15 V (V–) - dual-rail operation isolates analog and digital domains |
| Output Interface | 8-bit parallel, 3-state TTL-compatible outputs (DB0–DB7) - directly interfaces to 8-bit microprocessor data buses |
| Reference Stability | Buried Zener with tempco compensation - maintains reference integrity without external trimming components |
Pinout & Package
AD673JD is housed in a 20-pin hermetically sealed ceramic dual-in-line package (D-20), rated for industrial reliability and long-term stability in harsh environments.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PIN 1, 2 | NC (internally connected to test points) | Must be left floating - not usable for circuit connection |
| PIN 3 | DIGITAL COMMON | Reference ground for logic inputs/outputs; separate from analog common to minimize noise coupling |
| PIN 4 | DATA READY (DR) | Open-collector output with 6 kΩ internal pull-up; goes low when conversion completes and data is valid |
| PIN 5 | NC | No internal connection - leave unconnected |
| PIN 6 | DATA ENABLE (DE) | Active-high enable for 3-state digital outputs; must be high during conversion to avoid bus conflicts |
| PIN 7 | NC | No internal connection - leave unconnected |
| PIN 8 | LSB DB0 | Least significant bit of 8-bit parallel output - latched and stable only after DE activation |
| PIN 9 | DB1 | Bit 1 of 8-bit output word - part of true binary (unipolar) or offset binary (bipolar) coding scheme |
| PIN 10 | ANALOG IN | Differential input node referenced to ANALOG COMMON; accepts current via 5 kΩ trimmed input resistor |
| PIN 11 | ANALOG COMMON | Return path for analog input current; carries ~2 mA static current post-conversion in unipolar mode |
| PIN 12 | BIPOLAR OFFSET CONTROL | Open = bipolar mode (–5 V to +5 V); grounded = unipolar mode (0 V to +10 V) |
| PIN 13 | DB2 | Bit 2 of output word - contributes to resolution and linearity per SAR decision sequence |
| PIN 14 | DB3 | Bit 3 of output word - updated synchronously with SAR bit testing during conversion cycle |
| PIN 15 | DB4 | Bit 4 of output word - intermediate significance bit in successive approximation process |
| PIN 16 | DB5 | Bit 5 of output word - used in both unipolar and bipolar coding formats |
| PIN 17 | DB6 | Bit 6 of output word - higher-order bit contributing to overall 8-bit accuracy |
| PIN 18 | MSB DB7 | Most significant bit - determines 5 V weight in unipolar mode; controls sign bit in bipolar offset binary |
| PIN 19 | V+ | +5 V digital supply - powers logic, SAR, and output buffers; requires local decoupling to DIGITAL COMMON |
| PIN 20 | V– | –12 V to –15 V analog supply - powers DAC, comparator, and reference; must be decoupled to ANALOG COMMON |
Key Features
| Feature | Design Value |
|---|---|
| Integrated Zener Reference | Eliminates need for external voltage reference IC or trimming network - reduces BOM count and layout area |
| No Missing Codes | Guaranteed over full 0°C to +70°C range - ensures monotonicity critical for closed-loop control and servo systems |
| Configurable Input Range | Single-pin selection (Pin 16) switches between unipolar and bipolar modes - simplifies system-level range adaptation |
| Microprocessor Bus Compatibility | Direct 8-bit parallel interface with DATA READY handshake - avoids glue logic in 8080/Z80/6502-based designs |
| Laser-Trimmed Resistor Network | 5 kΩ input resistor trimmed to match DAC full-scale current - enables ±2 LSB full-scale calibration error with simple 15 Ω series resistor |
Applications
| Industrial Process Monitoring | Automated Test Equipment (ATE) |
|---|---|
|
Use Scenario: Continuous digitization of sensor outputs (e.g., pressure, temperature, flow) in PLC-based control cabinets. IC Role / Device Role / Timing Role: Primary ADC capturing analog signals at ≤100 kSPS with deterministic 30 µs conversion latency. Use Value: Hermetic ceramic DIP package ensures long-term parameter stability in high-humidity or thermally cycling environments. |
Use Scenario: High-accuracy voltage measurement in benchtop multimeters and functional testers. IC Role / Device Role / Timing Role: Precision front-end ADC providing calibrated 8-bit results with ±1/2 LSB relative accuracy. Use Value: Buried Zener reference and laser-trimmed resistors maintain calibration integrity without periodic recalibration. |
| Legacy Microprocessor Systems | Sample-and-Hold Signal Acquisition |
|
Use Scenario: Retrofitting ADC capability into 8-bit embedded systems (e.g., 8085, Z80) with minimal board space. IC Role / Device Role / Timing Role: Memory-mapped peripheral with WR/RD-controlled CONVERT and DATA ENABLE signals. Use Value: Full 8-bit bus interface eliminates need for address latches or bus transceivers - reduces component count. |
Use Scenario: Digitizing fast-changing waveforms (e.g., audio, transducer outputs) requiring precise sampling instants. IC Role / Device Role / Timing Role: ADC synchronized to external sample-hold amplifier (e.g., AD582) via DATA READY handshake. Use Value: DR signal provides exact timing for hold initiation - ensures sampling occurs at known, stable points in signal waveform. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 8-bit ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7572A | Successive approximation architecture with internal reference; 12-bit resolution; 25 µs conversion time; requires +15 V and –15 V supplies. | Higher resolution but slower settling and stricter supply requirements - suited for lab-grade instruments, not industrial field units. | Select AD7572A only if 12-bit resolution is mandatory and dual ±15 V rails are available. |
| MAX160 | 8-bit ADC with internal clock and reference; single +5 V supply; 100 µs conversion time; CMOS process; plastic DIP package. | Lower power and simpler supply but significantly slower and less accurate (±2 LSB) - appropriate for cost-sensitive consumer applications. | Choose MAX160 only for battery-powered or non-critical sensing where speed and accuracy are secondary to supply simplicity. |
Compared with AD7572A and MAX160, the AD673JD uniquely balances 8-bit precision, sub-30 µs speed, dual-supply flexibility, and hermetic packaging - making it optimal for legacy industrial systems requiring long-term calibration stability without redesign.
Availability
AD673JD is available at Aetrix Electronics and suitable for industrial process monitoring, automated test equipment, legacy microprocessor integration, sample-and-hold signal acquisition, and precision sensor interfacing requiring stable component supply across extended product lifecycles.
Supply support for AD673JD includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, founded in 1965 and headquartered in Wilmington, MA.
The AD673JD belongs to Analog Devices' legacy precision ADC product line, designed specifically for industrial and military-grade data acquisition systems requiring guaranteed no-missing-codes performance and long-term reference stability without external calibration.
FAQ
What is the operating temperature range for the AD673JD?
AD673JD is specified for operation from 0°C to +70°C. This commercial-grade temperature range is validated per the AD673J family specification and applies to all electrical parameters including ±1/2 LSB relative accuracy, conversion time, and input range compliance. The "JD" suffix explicitly denotes the ceramic DIP package variant rated for this range.
Does the AD673JD require external components to perform a full-accuracy conversion?
No, the AD673JD does not require external components for full-accuracy 8-bit conversion. It integrates a buried Zener reference, on-chip clock, comparator, 8-bit SAR, and 3-state output buffers. Only power supplies (+5 V and –12 V to –15 V), analog input, and CONVERT/DE control signals are needed - though optional external resistors enable fine full-scale or offset calibration.
How is the input range selected between unipolar and bipolar modes on the AD673JD?
The AD673JD selects input range via Pin 16 (BIPOLAR OFFSET CONTROL): grounding Pin 16 to DIGITAL COMMON (Pin 3) configures unipolar mode (0 V to +10 V); leaving Pin 16 open configures bipolar mode (–5 V to +5 V). This hardware-selectable feature eliminates software configuration overhead and ensures deterministic analog behavior.
What is the role of the DATA READY (DR) signal in AD673JD timing?
DATA READY (DR) is an open-collector status signal that goes high within 1.5 µs after the leading edge of the CONVERT pulse (indicating internal reset completion) and returns low when conversion finishes. It provides precise hardware handshaking for microprocessor read timing - enabling interrupt-driven or polled data capture without fixed software delays.
Can the AD673JD be used with a single +5 V supply?
No, the AD673JD cannot operate on a single +5 V supply. It requires two independent supplies: +5 V (V+, Pin 19) for digital logic and –12 V to –15 V (V–, Pin 20) for analog circuitry including the DAC and comparator. Attempting operation with only +5 V will prevent proper analog input current generation and reference biasing, resulting in non-functional conversion.
AD673JD Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 20-CDIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Number of Bits:
- 8
- Sampling Rate (Per Second):
- 33k
- Number of Inputs:
- -
- Input Type:
- -
- Data Interface:
- Parallel
- Configuration:
- -
- Ratio - S/H:ADC:
- -
- Number of A/D Converters:
- 1
- Architecture:
- -
- Reference Type:
- -
- Voltage - Supply, Analog:
- -
- Voltage - Supply, Digital:
- -
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 20-CDIP
- Mounting Type:
- Through Hole
- Grade:
- -
- Qualification:
- -
AD673JD FAQ
1.How can I place an order for AD673JD through Aetrix?
Please submit a Request for Quotation (RFQ) for AD673JD on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD673JD reliable?
The price and inventory of AD673JD are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD673JD is usually 5 days.
3.What payment methods are accepted for AD673JD?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD673JD transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD673JD?
AD673JD orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD673JD order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD673JD?
For technical support, including AD673JD datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD673JD requirements.
6.How does Aetrix verify that AD673JD is sourced from the original manufacturer or authorized distributors?
All AD673JD products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD673JD meets industry standards.
7.What is the process for return or replacement of AD673JD?
All AD673JD units undergo pre-shipment inspection (PSI). If there is an issue with AD673JD, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD673JD part is unused and in its original packaging.
Return procedure for AD673JD:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD673JD Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
