Analog Devices Inc. AD673JNZ
- Part No.:
- AD673JNZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 20-DIP (0.300", 7.62mm)
- Datasheet:
-
AD673JNZ.pdf
- Description:
- IC ADC 8BIT SAR 20DIP
- Quantity:
- Payment:

- Shipping:

Inventory:3,280
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD673JNZ from Analog Devices is a complete 8-bit successive approximation analog-to-digital converter (ADC) with integrated buried Zener reference, on-chip clock, comparator, SAR, and 3-state digital outputs. It delivers ±1/2 LSB relative accuracy, supports unipolar (0 V to +10 V) and bipolar (–5 V to +5 V) input ranges, and achieves full conversion in ≤30 µs using +5 V and –12 V to –15 V supplies - ideal for precision data acquisition in industrial instrumentation and test equipment.
For engineers reviewing the AD673JNZ datasheet, AD673JNZ pinout, AD673JNZ application, or AD673JNZ equivalent, key selection considerations include its self-contained architecture (no external DAC/reference required), dual-range input flexibility via Pin 16 control, guaranteed no-missing-codes performance over 0°C to +70°C, and compatibility with 8-bit microprocessor buses without interface logic.
Technical Context
The AD673JNZ implements successive approximation using integrated injection logic (I2L) and a laser-trimmed SiCr thin-film resistor ladder, enabling true 8-bit linearity and stability. Its buried Zener reference provides temperature-compensated voltage reference for the internal 8-bit current-output DAC, ensuring ±1/2 LSB relative accuracy across its operating range.
Conversion is initiated by the trailing edge of a ≥500 ns positive CONVERT pulse; DATA READY (DR) asserts within 1.5 µs after the leading edge to signal reset completion and goes low upon conversion finish. The 5 kΩ trimmed input resistor enables precise full-scale calibration - adjustable to ±2 LSB error using an external 15 Ω or 200 Ω potentiometer.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 8 bits - defines quantization step size of 39.06 mV (unipolar FS = 9.961 V) |
| Relative Accuracy | ±1/2 LSB max - guarantees monotonic transfer function with no missing codes over 0°C to +70°C |
| Conversion Time | 10–30 µs - enables up to 100 kSPS sampling when synchronized to DR |
| Analog Input Ranges | Unipolar: 0 V to +10 V; Bipolar: –5 V to +5 V - selected by grounding or floating Pin 16 (BIPOLAR OFFSET) |
| Supply Voltages | +5 V (V+) and –12 V to –15 V (V–) - powers internal DAC, reference, and logic; enables direct interfacing to legacy industrial supplies |
| Digital Interface | Full 8-bit parallel bus (DB0–DB7), 3-state outputs, DATA ENABLE and DATA READY - compatible with 8-bit microprocessors without glue logic |
| Input Impedance | 3.0–7.0 kΩ - defined by laser-trimmed 5 kΩ thin-film resistor; sets input current scaling for DAC matching |
Pinout & Package
AD673JNZ is supplied in a 20-pin plastic DIP (N-20) package with 0.3-inch body width and through-hole mounting. Pin 1 identifier is marked with a notch; Pins 1 and 2 are internally connected to test points and must remain unconnected.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PIN 1 | Not Connected (Test Point) | Internally tied to wafer test structure; must be left floating per datasheet |
| PIN 2 | Not Connected (Test Point) | Internally tied to wafer test structure; must be left floating per datasheet |
| PIN 3 | Digital Common | Reference for all digital inputs/outputs; separate from Analog Common to minimize noise coupling |
| PIN 4 | DATA READY (DR) | Open-collector output with 6 kΩ internal pull-up; goes low at conversion completion to signal valid data |
| PIN 5 | No Connect | Unused internal node; must be left unconnected |
| PIN 6 | DATA ENABLE (DE) | Active-high enable for 3-state digital outputs (DB0–DB7); must be high during conversion to avoid bus conflicts |
| PIN 7 | No Connect | Unused internal node; must be left unconnected |
| PIN 8 | LSB DB0 | Least significant bit of 8-bit parallel output; true binary coding in unipolar mode |
| PIN 9 | DB1 | Bit 1 of parallel output; part of offset binary coding in bipolar mode |
| PIN 10 | ANALOG IN | Differential input node referenced to Analog Common; accepts current via 5 kΩ input resistor |
| PIN 11 | ANALOG COMMON | Return for analog input path; carries ~2 mA static current post-conversion; requires separate grounding from Digital Common |
| PIN 12 | BIPOLAR OFFSET CONTROL | Controls internal switch injecting MSB–½ LSB offset current; grounded = unipolar, open = bipolar |
| PIN 13 | DB2 | Bit 2 of parallel output; contributes to full-scale resolution of 39.06 mV per LSB |
| PIN 14 | DB3 | Bit 3 of parallel output; timing-critical path; driven only after SAR completes bit testing |
| PIN 15 | DB4 | Bit 4 of parallel output; shares same 3-state driver stage as DB0–DB7 |
| PIN 16 | DB5 | Bit 5 of parallel output; latched value reflects final SAR state at DR assertion |
| PIN 17 | DB6 | Bit 6 of parallel output; high-impedance state entered within 100 ns after DE goes high |
| PIN 18 | MSB DB7 | Most significant bit of 8-bit output; determines polarity and major weight (5 V in bipolar mode) |
| PIN 19 | V+ | +5 V supply for logic and reference circuitry; must be decoupled locally to Digital Common |
| PIN 20 | V– | –12 V to –15 V supply for DAC and comparator; requires separate analog decoupling to Analog Common |
Key Features
| Feature | Design Value |
|---|---|
| Integrated buried Zener reference | Provides temperature-stable voltage reference for DAC; eliminates need for external precision reference IC or trimming |
| Laser-trimmed 5 kΩ input resistor | Matches full-scale DAC current at 9.961 V input; enables ±2 LSB calibration with simple 15 Ω series resistor |
| Configurable unipolar/bipolar input | Selects 0 V–+10 V or –5 V–+5 V range via single-pin (Pin 16) connection - no external components or mode registers required |
| No-missing-codes guarantee | Validated over full 0°C to +70°C range; ensures monotonicity critical for closed-loop control and servo applications |
| Self-contained conversion cycle | Requires only CONVERT pulse initiation; internal clock, SAR, and comparator eliminate external timing components |
Applications
| Industrial Process Monitoring | Automated Test Equipment (ATE) |
|---|---|
|
Use Scenario: Continuous digitization of 4–20 mA loop signals conditioned to 0 V–+10 V range in PLC analog input modules. IC Role / Device Role / Timing Role: Primary ADC performing real-time conversion with <30 µs latency; interfaces directly to 8-bit microcontroller bus via memory-mapped I/O. Use Value: Eliminates external reference and clock components, reducing BOM count and layout area while maintaining ±1/2 LSB accuracy across industrial temperature range. |
Use Scenario: Capturing transient waveforms from DUTs in benchtop ATE systems requiring repeatable 8-bit resolution. IC Role / Device Role / Timing Role: High-fidelity front-end ADC triggered by system controller; DR signal used to generate interrupt for data capture synchronization. Use Value: Guaranteed no-missing-codes behavior prevents waveform distortion during fast sweeps; bipolar mode supports differential sensor outputs without external level-shifting. |
| Medical Instrumentation | Legacy Avionics Data Acquisition |
|
Use Scenario: Digitizing biopotential signals (ECG, EEG) scaled to ±5 V range in portable diagnostic devices. IC Role / Device Role / Timing Role: Bipolar-input ADC converting conditioned analog signals; Pin 16 left open to enable offset binary coding for zero-centered measurements. Use Value: Internal bipolar offset injection removes need for external op-amp summers or precision resistors, improving reliability and reducing calibration complexity. |
Use Scenario: Retrofitting aging flight control computers requiring MIL-compatible ADCs with minimal board redesign. IC Role / Device Role / Timing Role: Drop-in replacement for obsolete 8-bit converters; operates from standard +5 V/–15 V avionics rails and interfaces to legacy 8-bit databus. Use Value: Plastic DIP packaging meets cost and availability requirements for non-military programs while retaining same pinout and timing as ceramic variants. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 8-bit successive approximation ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7572A | Successive approximation ADC with internal reference but no bipolar input support; requires external clock; 24-pin CERDIP package. | Unipolar-only operation; lacks Pin 16 bipolar configuration; higher pin count increases PCB footprint. | Select AD7572A only if bipolar input is unnecessary and CERDIP packaging is mandated for thermal or reliability reasons. |
| MAX160 | CMOS 8-bit ADC with internal clock and reference; operates from single +5 V supply; uses switched-capacitor architecture instead of current-mode DAC. | Cannot accept negative input voltages; limited to 0 V–+5 V unipolar range; lower power (5 mW vs. 240 mW) but higher integral nonlinearity (±4 LSB). | Choose MAX160 for battery-powered systems needing single-supply operation and lower power, accepting reduced accuracy and input range. |
Compared with AD673JNZ, AD7572A offers higher package robustness but sacrifices bipolar input flexibility and requires external clocking, while MAX160 reduces supply complexity and power at the cost of accuracy, input range, and missing-codes guarantee - making AD673JNZ optimal for precision dual-range industrial acquisition where ±1/2 LSB monotonicity is mandatory.
Availability
AD673JNZ is available at Aetrix Electronics and suitable for industrial process monitoring, automated test equipment, medical instrumentation, and legacy avionics data acquisition requiring stable component supply, long-term obsolescence management, and traceable sourcing.
Supply support for AD673JNZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, founded in 1965 and headquartered in Wilmington, MA.
The AD673JNZ belongs to Analog Devices' precision data acquisition IC family, designed specifically for applications demanding self-contained, high-accuracy ADC functionality without external support components in industrial and instrumentation environments.
FAQ
What is the maximum conversion time specification for the AD673JNZ?
The AD673JNZ has a maximum conversion time of 30 µs across its full operating temperature range of 0°C to +70°C. This value is guaranteed and tested on all production units. The typical conversion time is 20 µs, and the minimum is 10 µs. This timing is measured from the falling edge of the CONVERT pulse to the assertion of DATA READY going low, and it enables sampling rates up to approximately 100 kSPS in burst-mode applications where DR is used for handshaking.
How does the AD673JNZ support both unipolar and bipolar input ranges?
The AD673JNZ supports unipolar (0 V to +10 V) and bipolar (–5 V to +5 V) input ranges through hardware configuration of Pin 16 (BIPOLAR OFFSET CONTROL). Grounding Pin 16 to Digital Common selects unipolar mode; leaving Pin 16 open selects bipolar mode. Internally, this controls a switch that injects a precise offset current equal to MSB–½ LSB into the comparator's summing node, shifting the transfer function accordingly - no software or external components are needed.
What supply voltages are required for proper operation of the AD673JNZ?
The AD673JNZ requires two supply rails: +5 V (V+, Pin 19) and –12 V to –15 V (V–, Pin 20), both referenced to Digital Common. The +5 V rail powers logic, reference, and output buffers; the negative rail powers the DAC and comparator. Operation outside these ranges - such as using –5 V or +12 V - is not supported and may cause malfunction or damage. Decoupling capacitors must be placed separately for each rail, returning to their respective common planes.
Does the AD673JNZ require external components to achieve full 8-bit accuracy?
No, the AD673JNZ is a complete 8-bit ADC and requires no external components to achieve full accuracy under nominal conditions. Its integrated buried Zener reference, laser-trimmed 5 kΩ input resistor, on-chip clock, and comparator eliminate the need for external references, clocks, or DACs. However, for fine full-scale calibration, a 200 Ω trimmer potentiometer may be added in series with the analog input - but this is optional, not mandatory, for basic operation.
What is the meaning of "no missing codes" in the AD673JNZ specifications?
"No missing codes" means the AD673JNZ guarantees monotonicity across its entire transfer function: every possible 8-bit output code (0 to 255) appears at least once as the analog input is swept across its full range. This is verified over the full 0°C to +70°C temperature range and ensures reliable operation in closed-loop control, servo positioning, and waveform digitization where code gaps would cause instability or distortion. It is distinct from differential nonlinearity and is a stronger guarantee than linearity alone.
AD673JNZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 20-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 8
- Sampling Rate (Per Second):
- -
- Number of Inputs:
- 1
- Input Type:
- Single Ended
- Data Interface:
- Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- Internal
- Voltage - Supply, Analog:
- +4.5V ~ 7V, -12V ~ 16.5V
- Voltage - Supply, Digital:
- +4.5V ~ 7V, -12V ~ 16.5V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 20-PDIP
- Mounting Type:
- Through Hole
- Grade:
- -
- Qualification:
- -
AD673JNZ FAQ
1.How can I place an order for AD673JNZ through Aetrix?
Please submit a Request for Quotation (RFQ) for AD673JNZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD673JNZ reliable?
The price and inventory of AD673JNZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD673JNZ is usually 5 days.
3.What payment methods are accepted for AD673JNZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD673JNZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD673JNZ?
AD673JNZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD673JNZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD673JNZ?
For technical support, including AD673JNZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD673JNZ requirements.
6.How does Aetrix verify that AD673JNZ is sourced from the original manufacturer or authorized distributors?
All AD673JNZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD673JNZ meets industry standards.
7.What is the process for return or replacement of AD673JNZ?
All AD673JNZ units undergo pre-shipment inspection (PSI). If there is an issue with AD673JNZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD673JNZ part is unused and in its original packaging.
Return procedure for AD673JNZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD673JNZ Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

