Analog Devices Inc. AD677JNZ
- Part No.:
- AD677JNZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 16-DIP (0.300", 7.62mm)
- Datasheet:
-
AD677JNZ.pdf
- Description:
- IC ADC 16BIT SAR 16DIP
- Quantity:
- Payment:

- Shipping:

Inventory:4,323
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD677JNZ from Analog Devices is a 16-bit, 100 kSPS autocalibrating successive-approximation ADC with on-chip sample-hold, serial output, ±5 V to ±10 V input range, and 1 MHz full-power bandwidth-designed for precision data acquisition in instrumentation and industrial control systems.
For engineers reviewing the AD677JNZ datasheet, AD677JNZ pinout, AD677JNZ application, or AD677JNZ equivalent, key selection criteria include its 1.0 LSB INL (typ), –99 dB THD, 92 dB S/(N+D), dual-supply operation (+5 V logic / ±12 V analog), and TTL-compatible serial interface timing.
Technical Context
The AD677JNZ implements a switched-capacitor charge-redistribution SAR architecture segmented across two monolithic chips-an analog BiMOS II ADC chip and a digital CMOS controller chip-enabling autocalibration without external trims. It uses an internal microcoded controller to execute 17-clock-cycle conversions and manage RAM-stored correction coefficients.
Its functional block includes a bipolar-input sample-hold amplifier with AGND sense, a 16-bit DAC-based comparator, level translators for TTL compatibility, and serial output driven by SCLK derived from CLK. Calibration is initiated asynchronously via the CAL pin and completes in 85,532 clock cycles.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 16 bits with no missing codes-guarantees monotonicity and full dynamic range utilization. |
| Conversion Rate | 100 kSPS (10 µs total conversion time)-supports real-time sampling of signals up to 50 kHz bandwidth. |
| INL (Typ) | ±1 LSB at +25°C-ensures high dc accuracy for measurement applications without post-conversion linearization. |
| THD | –99 dB at 100 kSPS-minimizes harmonic distortion in audio and signal processing chains. |
| S/(N+D) | 92 dB at 100 kSPS-delivers high dynamic range for low-noise sensor digitization. |
| Full-Power Bandwidth | 1 MHz-enables accurate digitization of fast transients and wideband analog inputs. |
| Input Range | ±VREF (5 V to 10 V)-supports flexible scaling with external reference for optimized SNR. |
| Power Supplies | +5 V (VDD), +12 V (VCC), –12 V (VEE)-separated analog/digital rails reduce crosstalk and improve noise immunity. |
Pinout & Package
AD677JNZ is packaged in a 16-pin 0.3" narrow-body plastic DIP (N-16 package) with through-hole mounting and industry-standard footprint.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1 | SAMPLE | Digital input controlling acquisition window; falling edge initiates conversion and freezes VIN sample. |
| 2 | CLK | Master clock input; 17 pulses required per conversion; also clocks internal SCLK generation. |
| 3 | SDATA | Serial output carrying 16-bit two's complement result MSB-first, synchronized to SCLK. |
| 4 | DGND | Digital ground reference for logic I/O; must be isolated from AGND to prevent digital noise coupling. |
| 5 | VCC | +12 V analog supply for internal comparator, DAC, and input buffers-requires local 0.1 µF decoupling. |
| 8 | AGND | Analog ground reference for internal circuitry; connects to system analog common near signal source. |
| 9 | AGND SENSE | Remote analog ground sensing point-compensates for voltage drop between source and ADC ground. |
| 10 | VIN | Bipolar analog input (±VREF); high-impedance during hold, 50 pF capacitance during sampling. |
| 11 | VREF | External reference input (5–10 V); sets full-scale range and directly impacts gain accuracy and noise floor. |
| 12 | VEE | –12 V analog supply-powers negative rail circuits; requires dedicated 0.1 µF bypass capacitor. |
| 13 | VDD | +5 V logic supply-powers digital controller, output drivers, and calibration logic; separate from analog rails. |
| 14 | SCLK | Output clock for SDATA readout; derived from CLK and phase-aligned for reliable serial capture. |
| 15 | BUSY | Active-HIGH status flag indicating ongoing conversion or calibration-used for handshaking and timing control. |
| 16 | CAL | Asynchronous calibration trigger; HIGH resets internal state, LOW starts 85,532-cycle autocalibration sequence. |
Key Features
| Feature | Design Value |
|---|---|
| On-chip autocalibration | Eliminates need for external trims by storing capacitor mismatch corrections in on-chip RAM-ensures ±1 LSB INL over temperature without user intervention. |
| Integrated sample-hold | Removes requirement for external SHA; supports 2 µs input settling time and 100 ps aperture jitter for high-fidelity acquisition. |
| Separate analog/digital supplies | VCC/VEE (+12 V/–12 V) and VDD (+5 V) isolation minimizes digital switching noise coupling into analog signal path. |
| AGND sense capability | Compensates for ground potential differences between remote sensor and ADC-critical for long-cable industrial sensor interfaces. |
| TTL-compatible I/O | VIH ≥ 2.0 V and VOL ≤ 0.4 V enable direct interfacing with standard logic families without level-shifting circuitry. |
| Two's complement serial output | MSB-first format simplifies connection to ADI DSPs and reduces interface complexity versus parallel bus implementations. |
Applications
| Industrial Process Monitoring | Automated Test Equipment (ATE) |
|---|---|
Use Scenario: Digitizing 4–20 mA current loop outputs from pressure, temperature, and flow sensors in PLC-based control cabinets. IC Role / Device Role / Timing Role: Precision 16-bit ADC performing buffered bipolar sampling at 10–50 kSPS with autocalibration maintaining accuracy across 0°C to +70°C ambient. Use Value: ±1 LSB INL and –99 dB THD ensure <0.0015% measurement error and sub-100 µV rms noise-meeting IEC 61000-4-3 immunity requirements for factory-floor instrumentation. | Use Scenario: Capturing transient waveforms from DUTs during functional testing using programmable stimulus-response sequences. IC Role / Device Role / Timing Role: High-fidelity acquisition front-end with 1 MHz full-power bandwidth and 100 kSPS throughput for multi-channel parametric test systems. Use Value: 92 dB S/(N+D) and 16-bit no-missing-codes resolution enable accurate characterization of low-level harmonics and spurious content in RF and power electronics DUTs. |
| Medical Diagnostic Imaging | High-Accuracy Data Loggers |
Use Scenario: Converting analog outputs from ultrasound beamformer channels and ECG front-end amplifiers in portable diagnostic devices. IC Role / Device Role / Timing Role: Low-distortion ADC with AGND sense supporting isolated patient-connected analog paths and minimizing common-mode interference. Use Value: –101 dB peak spurious and 100 ps aperture jitter preserve signal integrity for Doppler shift detection and microvolt-level biopotential measurements. | Use Scenario: Long-term environmental monitoring of voltage, current, and thermocouple signals in unattended field deployments. IC Role / Device Role / Timing Role: Autocalibrating converter operating from stable ±12 V supplies with minimal drift-reducing recalibration frequency in battery-powered nodes. Use Value: ±0.5 LSB temperature drift and 450 mW typical power consumption at 10 V reference enable >1-year operation on sealed lead-acid backup systems. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7606BSTZ | 8-channel simultaneous-sampling, integrated PGA and reference; no autocalibration; parallel/serial interface. | Designed for multi-channel synchronized acquisition (e.g., motor phase current monitoring), not single-channel high-accuracy standalone use. | Select AD7606BSTZ when channel density and simultaneous sampling outweigh need for on-chip autocalibration and ultra-low THD. |
| ADS8860IDRCT | Single-ended input, 1 MSPS, internal reference, SPI-only interface; lower power (15 mW), no AGND sense or dual-supply support. | Targeted at portable, low-power, space-constrained designs where ±12 V supplies and remote ground sensing are unnecessary. | Choose ADS8860IDRCT for battery-powered handheld meters requiring high speed and low quiescent current-not for industrial-grade bipolar precision. |
Compared with AD7606BSTZ and ADS8860IDRCT, the AD677JNZ uniquely combines autocalibration, bipolar ±VREF input, AGND sense, and –99 dB THD in a single-channel 16-bit SAR architecture-making it optimal for legacy industrial systems requiring proven reliability and minimal external components.
Availability
AD677JNZ is available at Aetrix Electronics and suitable for industrial process monitoring, automated test equipment, medical diagnostic imaging, and high-accuracy data loggers requiring stable component supply and long-term obsolescence management.
Supply support for AD677JNZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Wilmington, MA, with design centers worldwide.
The AD677JNZ belongs to Analog Devices' precision data acquisition product line-engineered for applications demanding uncompromised dc accuracy, low distortion, and robust operation in electrically noisy environments.
FAQ
What is the maximum recommended clock frequency for reliable operation of the AD677JNZ?
The AD677JNZ specifies a minimum CLK period of 480 ns (2.08 MHz max), but 580 ns (1.72 MHz) is recommended for optimal accuracy over temperature. Exceeding this may degrade INL and THD due to insufficient comparator settling time between CLK edges-especially critical during the 17-cycle SAR algorithm execution within the AD677JNZ.
Does the AD677JNZ require external calibration components or trim pots?
No, the AD677JNZ does not require external calibration components. Its on-chip autocalibration circuitry-using an internal microcontroller, calibration DAC, and RAM storage-measures and corrects capacitor mismatch errors during each calibration cycle, ensuring ±1 LSB INL without user trims or external circuitry throughout the AD677JNZ's operational life.
How does the AGND SENSE pin improve measurement accuracy in the AD677JNZ?
The AGND SENSE pin allows the AD677JNZ to remotely sense the ground potential at the analog signal source, compensating for voltage drops across PCB traces or cables. This eliminates offset errors caused by ground-loop currents-particularly valuable when digitizing low-level sensor outputs located meters away from the AD677JNZ, preserving bipolar zero error within ±2 LSB.
Can the AD677JNZ operate with a 5 V reference instead of 10 V?
Yes, the AD677JNZ supports VREF from 5 V to 10 V. At 5 V reference, full-scale input range becomes ±5 V, power consumption drops to 360 mW (typ), and dynamic performance remains specified (e.g., 89 dB S/(N+D)). However, SNR degrades ~6 dB versus 10 V reference due to reduced signal swing-so 10 V is preferred for maximum resolution in noise-sensitive applications using the AD677JNZ.
What happens if the AD677JNZ is powered up without performing autocalibration?
If autocalibration is skipped at power-up, the AD677JNZ may initialize in an unknown state with degraded performance-potentially as low as 10-bit effective resolution. The device retains factory calibration coefficients, but these are valid only at +25°C and nominal supplies; operating outside those conditions without recalibration risks exceeding ±2 LSB INL and increased THD-making autocalibration essential before first use of the AD677JNZ.
AD677JNZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 16
- Sampling Rate (Per Second):
- 100k
- Number of Inputs:
- 1
- Input Type:
- Single Ended
- Data Interface:
- Serial
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External
- Voltage - Supply, Analog:
- ±12V
- Voltage - Supply, Digital:
- 5V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 16-PDIP
- Mounting Type:
- Through Hole
- Grade:
- -
- Qualification:
- -
AD677JNZ FAQ
1.How can I place an order for AD677JNZ through Aetrix?
Please submit a Request for Quotation (RFQ) for AD677JNZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD677JNZ reliable?
The price and inventory of AD677JNZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD677JNZ is usually 5 days.
3.What payment methods are accepted for AD677JNZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD677JNZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD677JNZ?
AD677JNZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD677JNZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD677JNZ?
For technical support, including AD677JNZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD677JNZ requirements.
6.How does Aetrix verify that AD677JNZ is sourced from the original manufacturer or authorized distributors?
All AD677JNZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD677JNZ meets industry standards.
7.What is the process for return or replacement of AD677JNZ?
All AD677JNZ units undergo pre-shipment inspection (PSI). If there is an issue with AD677JNZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD677JNZ part is unused and in its original packaging.
Return procedure for AD677JNZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD677JNZ Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

