Analog Devices Inc. AD677JRZ
- Part No.:
- AD677JRZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 28-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
AD677JRZ.pdf
- Description:
- IC ADC 16BIT SAR 28SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:920
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD677JRZ from Analog Devices is a 16-bit, 100 kSPS autocalibrating successive-approximation ADC with on-chip sample-hold, serial output, ±5 V to ±10 V input range, and 1 MHz full-power bandwidth. It operates from +5 V (VDD) and ±12 V (VCC/VEE) supplies, delivers 92 dB S/(N+D), and targets precision data acquisition in industrial instrumentation and signal processing systems.
For engineers reviewing the AD677JRZ datasheet, AD677JRZ pinout, AD677JRZ application, or AD677JRZ equivalent, key selection criteria include its autocalibration architecture, bipolar input support, TTL-compatible serial interface timing, and dual-ground (AGND/DGND) isolation for noise-sensitive measurement designs.
Technical Context
The AD677JRZ implements a switched-capacitor charge-redistribution SAR architecture segmented across two monolithic chips-an analog BiMOS II ADC die and a digital CMOS controller die-co-packaged in a single SOIC. Its autocalibration uses an on-chip microcontroller and calibration DAC to measure and correct capacitor mismatch errors for the top nine bits, storing correction values in RAM for real-time compensation during conversion.
Conversion is initiated by a HIGH-to-LOW transition on SAMPLE after a minimum 2 µs acquisition window, followed by exactly 17 CLK pulses; output is twos-complement serial data synchronized to SCLK, with BUSY indicating active conversion or calibration. The device supports remote AGND sensing via AGND SENSE and separates analog/digital grounds to minimize crosstalk.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 16-bit with no missing codes-guarantees monotonicity and full code coverage over full-scale range. |
| Sampling Rate | 100 kSPS maximum (10 µs total conversion time)-supports real-time acquisition of audio-band and control-loop signals. |
| INL (Max) | ±1.5 LSB at 100 kSPS, +25°C-enables <0.0023% full-scale linearity error in calibrated operation. |
| S/(N+D) | 92 dB typical at 100 kSPS-ensures >15-bit effective resolution for low-noise dynamic signal capture. |
| THD | –99 dB typical at 100 kSPS-minimizes harmonic contamination in spectral analysis applications. |
| Full-Power Bandwidth | 1 MHz-allows accurate digitization of fast transients up to 100 kHz without amplitude roll-off. |
| Input Range | ±VREF (5 V to 10 V)-supports flexible scaling with external reference while maintaining bipolar zero-centered transfer function. |
| Power Supply | +5 V (VDD), ±12 V (VCC/VEE)-isolated digital/analog rails reduce switching noise coupling into analog path. |
Pinout & Package
AD677JRZ is packaged in a 28-lead small-outline IC (SOIC) with gull-wing leads, 0.020" lead pitch, and RoHS-compliant matte tin finish. Pin 1 is marked by a beveled corner or dot; package outline conforms to JEDEC MS-012AA.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SAMPLE (Pin 1) | Digital Input | Acquisition control: HIGH enables track mode; falling edge initiates conversion and freezes VIN sample. |
| CLK (Pin 2) | Digital Input | Master clock: 17 pulses required per conversion; rising edge drives internal SAR logic decisions. |
| SDATA (Pin 3) | Digital Output | Serial data output: MSB-first, twos-complement format, synchronized to SCLK rising edge. |
| DGND (Pins 4,5,9,10,11) | Power | Digital ground return-must be isolated from AGND except at single-point system star ground. |
| VCC (Pin 8) | Power | +12 V analog supply for comparator, DAC, and input buffers-requires local 0.1 µF decoupling. |
| AGND (Pin 12) | Power | Analog ground reference-connects to system analog common and serves as reference for VIN and VREF. |
| AGND SENSE (Pin 15) | Analog Input | Remote analog ground sense-compensates for voltage drop between signal source and ADC ground. |
| VIN (Pin 16) | Analog Input | Differential input referenced to AGND-accepts ±VREF range with 50 pF sampling capacitance. |
| VREF (Pin 17) | Analog Input | External reference voltage input (5 V to 10 V)-defines full-scale range and directly impacts gain accuracy. |
| VEE (Pin 21) | Power | –12 V analog supply-powers negative rail circuits; requires dedicated 0.1 µF decoupling to AGND. |
| VDD (Pins 22,23) | Power | +5 V digital supply-powers logic, controller, and output drivers; decouple to DGND with 0.1 µF. |
| SCLK (Pin 26) | Digital Output | Serial clock output derived from CLK-used to latch SDATA; frequency equals CLK/2 in standard mode. |
| BUSY (Pin 27) | Digital Output | Status flag: HIGH during conversion or calibration-enables hardware handshaking and clock gating. |
| CAL (Pin 28) | Digital Input | Calibration trigger: HIGH resets internal state; LOW initiates 85,532-clock-cycle autocalibration sequence. |
Key Features
| Feature | Design Value |
|---|---|
| On-chip autocalibration | Eliminates need for external trims or user calibration-corrects capacitor mismatch and offset errors in real time using stored RAM coefficients. |
| Integrated sample-hold | Removes requirement for external SHA-capacitor-array architecture inherently provides acquisition and hold without added components or layout complexity. |
| Separate AGND/DGND pins | Enables physical separation of analog and digital return paths-reduces ground bounce and digital switching noise coupling into sensitive analog front-end. |
| AGND SENSE terminal | Compensates for IR drop in long analog signal runs-allows accurate referencing when signal source ground differs from ADC ground potential. |
| TTL-compatible I/O | Supports direct interfacing with standard logic families-no level-shifting required for CLK, SAMPLE, CAL, BUSY, SDATA, or SCLK signals. |
| Twos-complement serial output | Provides signed numeric representation natively-simplifies DSP interface and eliminates post-conversion sign extension or offset subtraction. |
Applications
| Industrial Process Monitoring | Audio Signal Digitization |
|---|---|
Use Scenario: Continuous monitoring of temperature, pressure, and flow sensor outputs in PLC-based control cabinets with ambient temperatures up to +70°C. IC Role / Device Role / Timing Role: Primary high-resolution ADC capturing slow-varying dc-coupled analog signals with <±1.5 LSB INL stability over time and temperature. Use Value: Autocalibration maintains measurement integrity without field recalibration; bipolar input matches 4–20 mA loop-referenced transducers. | Use Scenario: Digitizing line-level audio inputs (±2.5 V) in professional audio analyzers requiring low THD and high SNR for spectral fidelity assessment. IC Role / Device Role / Timing Role: High-fidelity sampling engine operating at 83–100 kSPS with 92 dB S/(N+D) and –99 dB THD for clean FFT-based analysis. Use Value: 1 MHz full-power bandwidth preserves transient response; serial interface simplifies connection to TI C54x or ADI SHARC DSPs. |
| Automated Test Equipment (ATE) | Scientific Data Acquisition |
Use Scenario: Modular ATE slot card acquiring multi-channel sensor data under programmable sample rates and trigger conditions in benchtop test systems. IC Role / Device Role / Timing Role: Precision measurement node with BUSY-driven handshaking and SAMPLE-controlled acquisition timing for deterministic latency. Use Value: 17-clock deterministic conversion cycle enables tight synchronization; CAL pin allows on-demand recalibration before critical measurements. | Use Scenario: Low-noise digitization of photodiode or strain gauge outputs in physics lab instruments where dc accuracy and drift stability are paramount. IC Role / Device Role / Timing Role: Metrology-grade ADC delivering ±1 LSB full-scale error and <0.5 LSB/°C zero drift after calibration. Use Value: On-chip autocalibration compensates for thermal coefficient mismatches; AGND SENSE rejects ground-loop-induced offsets. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7606BSTZ | 8-channel simultaneous-sampling, 16-bit, ±10 V input, parallel/serial interface; requires external reference and no autocalibration. | Targets multi-channel synchronized acquisition rather than single-channel high-accuracy standalone conversion. | Select when channel density and simultaneous sampling outweigh need for embedded calibration. |
| ADS8860IDRCT | 16-bit, 1 MSPS, SPI interface, internal reference, no autocalibration; consumes 15 mW vs. AD677JRZ's 450 mW. | Optimized for battery-powered portable instruments needing low power and integrated reference-not for high-dynamic-range lab equipment. | Select when power budget is constrained and external calibration infrastructure exists. |
Compared with AD7606BSTZ and ADS8860IDRCT, the AD677JRZ uniquely combines single-channel 100 kSPS performance with factory-trimmed autocalibration, eliminating post-manufacture calibration labor while sustaining 92 dB S/(N+D) and ±1.5 LSB INL-making it optimal for fixed-installation industrial and test systems where long-term dc stability is non-negotiable.
Availability
AD677JRZ is available at Aetrix Electronics and suitable for industrial process monitoring, audio signal digitization, automated test equipment, scientific data acquisition, and precision instrumentation requiring stable component supply across extended product lifecycles.
Supply support for AD677JRZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Wilmington, MA.
The AD677JRZ belongs to Analog Devices' legacy precision SAR ADC product line, engineered specifically for applications demanding guaranteed dc accuracy, low distortion, and autonomous calibration in harsh industrial environments.
FAQ
What is the maximum recommended clock frequency for reliable operation of the AD677JRZ?
The AD677JRZ specifies a minimum CLK period of 480 ns (2.08 MHz maximum), but 580 ns (1.72 MHz) is recommended for optimal accuracy over temperature. Operation above this frequency may degrade INL and THD due to reduced internal settling time; the device requires exactly 17 CLK pulses per conversion regardless of rate, and timing parameters like tFCD and tCB scale accordingly. Always verify timing margins against worst-case process/voltage/temperature corners when designing with AD677JRZ.
Does the AD677JRZ require an external voltage reference, and what are the acceptable ranges?
Yes, the AD677JRZ requires an external voltage reference applied to the VREF pin. It accepts 5 V to 10 V, with ±VREF defining the full-scale input range (e.g., ±5 V or ±10 V). Reference accuracy directly impacts gain error-typical specs assume 0.01% initial tolerance and <10 ppm/°C drift. The AD677JRZ does not include an internal reference; recommended companions include the REF02 (5.0 V) or ADR435 (5.0 V/10.0 V) for low-drift, low-noise performance.
How does the autocalibration sequence of the AD677JRZ affect system startup and runtime behavior?
The AD677JRZ autocalibration sequence takes 85,532 CLK cycles (~40 ms at 2 MHz) and is triggered by taking CAL HIGH then LOW. It must be performed at least once after power-up-failure to calibrate may result in only 10-bit effective resolution. Calibration can be repeated anytime during operation, but interrupts ongoing conversions. The AD677JRZ stores correction coefficients in on-chip RAM, so recalibration is only needed if temperature shifts exceed ±5°C or after significant supply variation; no external memory or host intervention is required for AD677JRZ calibration execution.
Can the AD677JRZ operate with a single +5 V supply, or are the ±12 V rails mandatory?
No, the AD677JRZ cannot operate with only a +5 V supply. It requires three independent supplies: +5 V (VDD) for digital logic, +12 V (VCC) for positive analog circuitry, and –12 V (VEE) for negative analog circuitry. These rails power the internal comparator, DAC, and input buffers; omitting either VCC or VEE will prevent proper bipolar input operation and cause functional failure. Decoupling each rail with 0.1 µF ceramic capacitors placed within 2 mm of their respective pins is mandatory for AD677JRZ stability.
What is the purpose of the AGND SENSE pin on the AD677JRZ, and how should it be connected?
The AGND SENSE pin on the AD677JRZ provides remote sensing of the analog ground potential at the signal source to compensate for voltage drops in PCB traces or cables. It should be connected directly to the ground reference point of the analog input source (e.g., sensor ground or front-end amplifier ground), not to the ADC's AGND pin. This creates a Kelvin connection that allows the AD677JRZ to adjust its internal bias points, reducing offset errors caused by ground differentials-critical when VIN originates meters away or shares noisy return paths.
AD677JRZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 28-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 16
- Sampling Rate (Per Second):
- 100k
- Number of Inputs:
- 1
- Input Type:
- Single Ended
- Data Interface:
- Serial
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External
- Voltage - Supply, Analog:
- ±12V
- Voltage - Supply, Digital:
- 5V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 28-SOIC
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD677JRZ FAQ
1.How can I place an order for AD677JRZ through Aetrix?
Please submit a Request for Quotation (RFQ) for AD677JRZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD677JRZ reliable?
The price and inventory of AD677JRZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD677JRZ is usually 5 days.
3.What payment methods are accepted for AD677JRZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD677JRZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD677JRZ?
AD677JRZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD677JRZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD677JRZ?
For technical support, including AD677JRZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD677JRZ requirements.
6.How does Aetrix verify that AD677JRZ is sourced from the original manufacturer or authorized distributors?
All AD677JRZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD677JRZ meets industry standards.
7.What is the process for return or replacement of AD677JRZ?
All AD677JRZ units undergo pre-shipment inspection (PSI). If there is an issue with AD677JRZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD677JRZ part is unused and in its original packaging.
Return procedure for AD677JRZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD677JRZ Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

