Analog Devices Inc. AD679KD
- Part No.:
- AD679KD
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 28-CDIP (0.600", 15.24mm)
- Datasheet:
-
AD679KD.pdf
- Description:
- IC ADC 14BIT FLASH 28CDIP
- Quantity:
- Payment:

- Shipping:

Inventory:1,335
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD679KD from Analog Devices is a complete 14-bit, 128 kSPS monolithic sampling analog-to-digital converter (ADC) integrating sample-and-hold amplifier (SHA), on-chip 5 V reference, clock generation, and 8-bit bus interface. It delivers 78 dB S/N+D (K-grade), 1 MHz full-power bandwidth, and 10 MΩ input impedance for direct connection to unbuffered sources in precision data acquisition systems.
For engineers reviewing the AD679KD datasheet, AD679KD pinout, AD679KD application, or AD679KD equivalent, this page provides verified technical context, pin-validated package mapping, confirmed DC/AC specifications across temperature, real-world timing behavior, and two rigorously validated alternative ADCs for measurement and signal processing use cases.
Technical Context
The AD679KD implements a recursive subranging architecture with flash converter circuitry and error correction to achieve 14-bit resolution at 128 kSPS. Its SHA supports 1.5 µs input settling time and 150 ps aperture jitter, enabling accurate digitization of signals up to 500 kHz full-linear bandwidth.
It operates from +5 V (VDD), ±12 V (VCC/VEE) supplies, dissipating 560 mW typical. The device supports both synchronous (CS-gated) and asynchronous (CS-independent) conversion control via the SYNC pin, with EOC output configurable as three-state or open-drain based on mode.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 14-bit - guarantees monotonicity and no missing codes per DNL ≤1 LSB specification. |
| Sampling Rate | 128 kSPS - enables real-time capture of baseband signals up to 500 kHz without aliasing in linear region. |
| S/N+D Ratio | 78 dB (min, K-grade @ –0.5 dB input) - defines usable dynamic range for low-noise signal analysis. |
| Full-Power Bandwidth | 1 MHz - supports accurate digitization of full-scale sine waves up to 1 MHz before 3 dB amplitude loss. |
| Input Impedance | 10 MΩ - permits direct connection to high-impedance sensors or multiplexer outputs without loading error. |
| Reference Output | 4.98–5.02 V - tightly regulated internal voltage reference enabling stable 10 V unipolar or ±5 V bipolar full-scale ranges. |
| Integral Nonlinearity | ±2.5 LSB (max, K-grade) - limits absolute accuracy error in DC-critical applications like sensor calibration. |
| Supply Voltages | +5 V (digital), ±12 V (analog) - requires dual-rail analog supply for optimal linearity and noise performance. |
Pinout & Package
AD679KD is housed in a 28-lead ceramic dual-in-line package (CerDIP), rated for 0°C to +70°C operation and fully specified for both AC and DC parameters. Pin layout follows industry-standard DIP footprint with dedicated analog/digital ground separation and isolated power rails.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AIN (Pin 6) | Analog Input | High-impedance (10 MΩ) node accepting 0–10 V unipolar or ±5 V bipolar signals directly. |
| BIPOFF (Pin 10) | Mode Configuration | Connect to AGND for unipolar mode (straight binary); connect to REFOUT for bipolar mode (twos complement). |
| REFIN (Pin 9) / REFOUT (Pin 8) | Reference Interface | REFIN accepts external 5 V reference; REFOUT delivers factory-trimmed 5 V reference for internal use or external buffering. |
| SC (Pin 3) / EOC (Pin 27) | Conversion Control | SC initiates conversion; EOC signals completion - active-HIGH in synchronous mode, open-drain in asynchronous mode. |
| HBE (Pin 15) | Data Bus Control | Selects high-byte (LOW) or low-byte (HIGH) output on DB7–DB0 for 14-bit left-justified readout over 8-bit bus. |
| CS (Pin 4) / OE (Pin 2) | Digital Interface | CS enables chip; OE enables output drivers - both TTL/CMOS compatible with 0.8 V/2.0 V thresholds. |
| VCC (Pin 11) / VEE (Pin 5) / VDD (Pin 28) | Power Supply | VCC = +12 V analog, VEE = –12 V analog, VDD = +5 V digital - strict sequencing not required but decoupling essential. |
| AGND (Pin 7) / DGND (Pins 12,14) | Ground Separation | Separate analog and digital grounds minimize noise coupling into sensitive SHA and reference circuits. |
Key Features
| Feature | Design Value |
|---|---|
| Complete On-Chip Integration | Eliminates need for external SHA, reference, clock, or interface logic - reduces BOM count and layout complexity in embedded DAQ systems. |
| Factory Laser-Trimmed Accuracy | Delivers guaranteed INL ≤ ±2.5 LSB and gain error ≤ 0.11% FSR without user calibration - critical for out-of-box metrology compliance. |
| Two-Read 8-Bit Bus Interface | Supports legacy 8-bit microprocessor buses via HBE-controlled high/low byte access - avoids need for 16-bit data paths or glue logic. |
| MIL-STD-883 Compliant Option | AD679KD/883B variant available - meets screening, testing, and reliability requirements for aerospace and defense deployments. |
| Pin Compatibility with AD678 | Direct drop-in replacement for 12-bit AD678 in existing designs - enables resolution upgrade without PCB redesign or firmware changes. |
Applications
| Industrial Process Monitoring | Automated Test Equipment (ATE) |
|---|---|
Use Scenario: Continuous monitoring of pressure, temperature, and flow transducers in PLC-based control cabinets with 0–10 V or ±5 V outputs. IC Role / Device Role / Timing Role: Primary sampling ADC capturing sensor data at 100+ kSPS with <1.5 µs settling to maintain loop timing integrity. Use Value: 14-bit resolution and ±2.5 LSB INL enable sub-0.01% FSR measurement accuracy without post-calibration in harsh industrial environments. | Use Scenario: Digitizing stimulus-response waveforms during functional testing of mixed-signal ICs and power modules. IC Role / Device Role / Timing Role: High-fidelity waveform capture engine synchronized to pattern generator clocks via SC/EOC handshake. Use Value: 78 dB S/N+D and 1 MHz full-power bandwidth preserve harmonic content up to 10th order for distortion analysis. |
| Medical Instrumentation | Communications Signal Analysis |
Use Scenario: ECG and EEG front-end digitization where low-noise, high-input-impedance acquisition preserves microvolt-level biopotentials. IC Role / Device Role / Timing Role: Precision analog front-end ADC operating in unipolar mode with REFIN decoupled via 10 µF tantalum capacitor. Use Value: 10 MΩ input impedance prevents signal attenuation from electrode-skin interface; 150 ps aperture jitter minimizes phase noise in time-domain analysis. | Use Scenario: Intermediate-frequency (IF) sampling in software-defined radio receivers digitizing 455 kHz or 10.7 MHz IF signals. IC Role / Device Role / Timing Role: Undersampling ADC leveraging 500 kHz full-linear bandwidth to capture narrowband signals beyond Nyquist limit. Use Value: Recursive subranging architecture maintains 14-bit linearity even when undersampling - enables direct IF-to-digital conversion without analog downconversion. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-resolution sampling ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD679KN | Same die, plastic DIP package; AC-only specification (no guaranteed DC parameters like INL/gain error). | Suitable for AC-critical signal processing where DC accuracy is secondary (e.g., audio FFT analysis). | Select AD679KN only if cost sensitivity outweighs need for guaranteed DC specs and extended temperature range is unnecessary. |
| AD7792BRUZ | 24-bit Σ-Δ ADC, 480 SPS max, integrated PGA and reference; no on-chip SHA or 1 MHz bandwidth. | Optimized for low-speed, high-precision DC measurements (e.g., weigh scales, RTD sensing), not dynamic signal capture. | Choose AD7792BRUZ only for ultra-low-noise DC applications requiring >100 dB dynamic range at <1 kSPS - not a functional substitute for AD679KD's speed/resolution tradeoff. |
Compared with AD679KN and AD7792BRUZ, the AD679KD uniquely balances 14-bit resolution, 128 kSPS throughput, guaranteed DC accuracy, and integrated SHA - making it irreplaceable for medium-speed precision DAQ where both transient fidelity and absolute measurement traceability are required.
Availability
AD679KD is available at Aetrix Electronics and suitable for industrial process monitoring, automated test equipment, medical instrumentation, and communications signal analysis requiring stable component supply across extended lifecycle planning.
Supply support for AD679KD includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, founded in 1965 and headquartered in Wilmington, MA.
The AD679 product line was designed specifically for high-accuracy, medium-speed data acquisition in industrial, medical, and test equipment - emphasizing integration, factory-trimmed DC accuracy, and robust analog front-end performance.
FAQ
What is the guaranteed DC accuracy of the AD679KD at 25°C?
The AD679KD guarantees integral nonlinearity (INL) of ±2.5 LSB max, differential nonlinearity (DNL) of ±1 LSB, unipolar zero error of ±0.07% FSR, and gain error of ±0.11% FSR at 25°C. These values are fully tested and specified - unlike AD679J/A/S grades, which list DC parameters only as typicals. This makes AD679KD suitable for calibration-critical applications where absolute accuracy must be assured without user trimming.
Does the AD679KD require external calibration components?
No, the AD679KD is factory laser-trimmed for offset, gain, and linearity, eliminating the need for external calibration resistors in most applications. Only if system-level accuracy demands exceed the guaranteed ±0.11% FSR gain error or ±2.5 LSB INL should external trims (e.g., 50 Ω 1% resistors per Figure 6) be considered. For standard industrial DAQ use, AD679KD operates with full specified accuracy using only decoupling capacitors and proper grounding.
How does the AD679KD handle bipolar versus unipolar input modes?
The AD679KD selects input mode via the BIPOFF pin: tie BIPOFF to AGND for 0–10 V unipolar input with straight binary coding; tie BIPOFF to REFOUT for ±5 V bipolar input with twos complement coding. The internal reference remains fixed at 5 V, so unipolar full-scale is 10 V (2× reference), while bipolar full-scale is ±5 V (1× reference). Both modes share the same 14-bit resolution and timing behavior.
Can the AD679KD interface directly with an 8-bit microcontroller bus?
Yes, the AD679KD is explicitly designed for 8-bit bus compatibility. Its 14-bit result is accessed in two sequential reads - first the high byte (DB7–DB0), then the low byte (DB7–DB0 with HBE HIGH) - left-justified in a 16-bit word. CS and OE pins provide standard TTL/CMOS timing control, and all digital inputs/outputs meet 0.8 V/2.0 V logic thresholds. No external latches or data-width converters are needed.
What are the power supply requirements and dissipation characteristics of the AD679KD?
The AD679KD requires three independent supplies: +12 V (VCC), –12 V (VEE), and +5 V (VDD), with ±5% and ±10% tolerances respectively. Typical power dissipation is 560 mW at 128 kSPS, composed of 20 mA ICC (+12 V), 34 mA IEE (–12 V), and 12 mA IDD (+5 V). Decoupling is mandatory: 0.1 µF ceramic + 10 µF tantalum per supply rail, placed near respective pins, especially REFIN (Pin 9) to maintain 78 dB S/N+D performance.
AD679KD Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 28-CDIP (0.600", 15.24mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Number of Bits:
- 14
- Sampling Rate (Per Second):
- 128k
- Number of Inputs:
- 1
- Input Type:
- Single Ended
- Data Interface:
- Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- Flash
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- ±12V
- Voltage - Supply, Digital:
- 5V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 28-CDIP
- Mounting Type:
- Through Hole
- Grade:
- -
- Qualification:
- -
AD679KD FAQ
1.How can I place an order for AD679KD through Aetrix?
Please submit a Request for Quotation (RFQ) for AD679KD on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD679KD reliable?
The price and inventory of AD679KD are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD679KD is usually 5 days.
3.What payment methods are accepted for AD679KD?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD679KD transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD679KD?
AD679KD orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD679KD order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD679KD?
For technical support, including AD679KD datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD679KD requirements.
6.How does Aetrix verify that AD679KD is sourced from the original manufacturer or authorized distributors?
All AD679KD products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD679KD meets industry standards.
7.What is the process for return or replacement of AD679KD?
All AD679KD units undergo pre-shipment inspection (PSI). If there is an issue with AD679KD, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD679KD part is unused and in its original packaging.
Return procedure for AD679KD:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD679KD Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

