Analog Devices Inc. AD684JQ
- Part No.:
- AD684JQ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 16-CDIP (0.300", 7.62mm)
- Datasheet:
-
AD684JQ.pdf
- Description:
- IC SAMPL/HOLD 4 CIRCUIT 16CERDIP
- Quantity:
- Payment:

- Shipping:

Inventory:4,832
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD684JQ from Analog Devices is a monolithic quad sample-and-hold amplifier (SHA) with four independent, matched channels, each featuring internal hold capacitors, 1 µs acquisition time to 0.01%, 75 ps aperture jitter, and 0.01 µV/µs droop rate - designed for high-accuracy multichannel data acquisition front ends driving 12- to 14-bit ADCs.
For engineers reviewing the AD684JQ datasheet, AD684JQ pinout, AD684JQ application, or AD684JQ equivalent, this device is selected for simultaneous sampling in precision instrumentation, radar signal conditioning, and high-throughput test equipment where interchannel matching, low hold-mode drift, and fast settling are critical.
Technical Context
The AD684JQ implements a self-correcting BiMOS architecture that actively compensates for charge injection, gain error, and offset after hold command assertion - ensuring accuracy over temperature without external trimming. Its four fully independent channels share no analog signal path, enabling true parallel sampling with <300 ps interchannel aperture offset.
Each channel operates with ±12 V supplies, delivers ±5 mA output drive into low-impedance ADC inputs, and maintains 80 dB interchannel isolation at 100 kHz - supporting simultaneous hold across all four channels while minimizing crosstalk in dense mixed-signal systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Acquisition Time | 1.0 µs to 0.01% for 10 V step - enables ≥1 MSPS effective throughput per channel in interleaved systems. |
| Aperture Jitter | 75 ps max - limits SNR degradation to ≤72 dB at 10 MHz input, preserving ENOB for 12-bit+ conversion. |
| Droop Rate | 0.01 µV/µs max - ensures <1 LSB drift over 100 µs hold period for 12-bit full-scale (2.5 V range). |
| Hold Settling Time | 500 ns to 1 mV - allows direct interface to ADCs like AD7672 without added "start convert" delay. |
| Interchannel Isolation | 80 dB min at 100 kHz - prevents signal leakage between adjacent channels during simultaneous sampling. |
| Supply Current | 25 mA typ at ±12 V - supports four-channel operation within 430 mW total power budget. |
| Input Voltage Range | ±5 V - matches standard industrial sensor and DAC output ranges without level-shifting. |
Pinout & Package
AD684JQ is housed in a 16-pin Cerdip (Q-16) package with 0.3" wide body, MIL-STD-883 compliant construction, and ceramic hermetic sealing for high-reliability industrial and defense applications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 4, 7, 10 | Analog Input (CH1–CH4) | Single-ended inputs referenced to COMMON; each accepts ±5 V with 50 MΩ input impedance. |
| 2, 5, 8, 11 | Analog Output (CH1–CH4) | Low-impedance buffered outputs capable of sourcing/sinking ±5 mA while maintaining <2.5 mV hold error. |
| 3, 6, 9, 12 | HOLD Control (CH1–CH4) | Active-high TTL-compatible digital inputs; independent control enables staggered or simultaneous sampling. |
| 13 | VEE | Negative supply pin (–12 V ±10%); must be decoupled with 0.1 µF ceramic capacitor to COMMON. |
| 14 | VCC | Positive supply pin (+12 V ±10%); requires local 0.1 µF ceramic decoupling to COMMON. |
| 15 | COMMON | System reference node for analog signals, digital returns, and ADC ground - must be star-connected to minimize noise coupling. |
| 16 | NC | No connect - internally unused; must remain unconnected per datasheet. |
Key Features
| Feature | Design Value |
|---|---|
| Monolithic BiMOS construction | Integrates bipolar precision amplifiers with CMOS logic for <1.5 mV interchannel offset and stable performance across 0°C to +70°C. |
| Self-correcting hold architecture | Actively nulls charge injection and amplifier errors post-HOLD, reducing hold mode offset drift to 10 µV/°C. |
| Independent per-channel controls | Enables flexible timing schemes - e.g., sequential sampling with shared ADC, or true parallel capture with multiplexed readout. |
| Internally compensated hold mode | Eliminates need for external hold capacitors or op-amp buffers, reducing board area and component count in compact DAQ modules. |
| MIL-STD-883 qualified variants available | AD684JQ meets screening requirements for reliability-critical applications including avionics and military test equipment. |
Applications
| Radar Pulse Capture System | Automated Test Equipment (ATE) |
|---|---|
Use Scenario: Simultaneous sampling of four RF downconverted IF signals in pulsed radar receivers to preserve phase coherence across channels. IC Role / Device Role / Timing Role: Quad SHA capturing synchronized snapshots at pulse repetition intervals, feeding parallel ADCs for real-time beamforming. Use Value: 75 ps aperture jitter and <300 ps interchannel aperture offset maintain sub-degree phase alignment required for coherent processing. | Use Scenario: High-speed functional testing of mixed-signal ICs using multi-channel stimulus and response capture. IC Role / Device Role / Timing Role: Front-end sampler acquiring voltage/current waveforms from DUT pins under programmable timing control. Use Value: 1 µs acquisition time and 500 ns hold settling enable >500 kSPS per channel throughput while maintaining 12-bit linearity. |
| Medical Imaging Data Acquisition | Industrial Process Monitoring |
Use Scenario: Digitizing analog outputs from four ultrasound transducer arrays in portable imaging systems. IC Role / Device Role / Timing Role: Simultaneous hold of echo return signals prior to digitization by high-resolution ADCs. Use Value: 0.01 µV/µs droop rate ensures <0.5 LSB error over 200 µs hold window - critical for dynamic range preservation in grayscale imaging. | Use Scenario: Monitoring four isolated sensor outputs (e.g., pressure, temperature, flow, vibration) in real-time PLC I/O modules. IC Role / Device Role / Timing Role: Precision analog front end converting sensor signals to stable held values for multiplexed ADC conversion. Use Value: ±5 V input range and 80 dB interchannel isolation prevent cross-talk between industrial sensors sharing common ground. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad sample-and-hold amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LF398N | Single-channel SHA; 1.5 µs acquisition time; no internal hold capacitor; requires external 0.01 µF capacitor. | Not suitable for simultaneous 4-channel capture; demands PCB layout for capacitor placement and guarding. | Select only when cost sensitivity outweighs channel count and integration needs - not a drop-in replacement. |
| HA5147A | Quad SHA with 2 µs acquisition time; 200 ps aperture jitter; 0.1 µV/µs droop; requires ±15 V supplies. | Higher droop and jitter limit use in >10-bit systems; wider supply range increases power and complexity. | Consider only if legacy design uses ±15 V rails and tolerates reduced accuracy at high frequencies. |
Compared with LF398N and HA5147A, the AD684JQ provides superior integration (on-chip hold capacitors), tighter interchannel matching (<300 ps aperture offset vs. none specified), and lower droop (0.01 µV/µs), making it uniquely suited for new 12-bit+ multichannel DAQ designs requiring minimal external components and guaranteed timing correlation.
Availability
AD684JQ is available at Aetrix Electronics and suitable for radar signal conditioning, automated test equipment, and medical imaging data acquisition requiring stable component supply across extended production lifecycles.
Supply support for AD684JQ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving precision instrumentation, communications, and industrial markets since 1965.
The AD684 product line was engineered specifically for high-fidelity, multichannel data acquisition systems demanding simultaneous sampling, low droop, and exceptional interchannel matching - targeting applications where timing coherence and DC accuracy are non-negotiable.
FAQ
What is the operating temperature range for the AD684JQ?
The AD684JQ is specified for operation from 0°C to +70°C. This commercial-grade temperature range aligns with industrial control and test equipment environments where ambient conditions remain within standard room-temperature bounds. The J-grade variant guarantees all electrical specifications - including 1 µs acquisition time and 75 ps aperture jitter - across this full range. Unlike the A-grade (–40°C to +85°C) or S-grade (–55°C to +125°C), the AD684JQ does not undergo extended temperature screening but remains fully characterized and tested per Analog Devices' production standards.
Does the AD684JQ require external hold capacitors?
No, the AD684JQ integrates precision hold capacitors on-die for all four channels, eliminating the need for external capacitors and associated layout challenges such as guarding, parasitic pickup, or capacitor matching. This monolithic integration directly contributes to its 0.01 µV/µs droop rate and ensures consistent hold performance across temperature and unit-to-unit variation. External capacitors are neither recommended nor supported in the AD684JQ's functional architecture - doing so would disrupt the calibrated self-correcting loop and degrade accuracy.
Can the AD684JQ drive ADCs directly without an output buffer?
Yes, the AD684JQ can directly drive high-speed 12-bit ADCs such as the AD7672 and AD674. Its output stage delivers ±5 mA drive current with 0.3 Ω typical output resistance, enabling it to settle to 1 mV within 500 ns after HOLD assertion - sufficient to meet the aperture requirements of these converters without added delay or buffering. However, for ADCs requiring differential inputs or higher input impedance, an external driver (e.g., AD711) may still be needed; the AD684JQ itself provides single-ended, low-impedance outputs optimized for direct connection to SAR and flash ADCs.
What is the significance of the "Q" in AD684JQ?
The "Q" suffix in AD684JQ denotes a 16-lead Cerdip (ceramic dual in-line package) with hermetic ceramic sealing and 0.3" body width. This package meets MIL-STD-883 mechanical and environmental screening requirements, providing enhanced reliability, moisture resistance, and thermal stability compared to plastic DIP variants. The Q-package is explicitly listed in the AD684 ordering guide as the only option for the J-grade device, confirming its qualification for demanding industrial and defense applications where long-term parameter stability and solder-joint integrity are critical.
How does the AD684JQ achieve low interchannel crosstalk?
The AD684JQ achieves ≤–80 dB interchannel isolation at 100 kHz through complete physical and electrical separation of its four SHA channels - including independent input/output routing, dedicated HOLD control lines, and monolithic BiMOS layout techniques that minimize substrate coupling. Unlike multiplexed or shared-amplifier architectures, each channel has its own precision amplifier, switch network, and hold capacitor, preventing signal leakage even during simultaneous sampling. This isolation is measured and guaranteed across the full 0°C to +70°C range and is integral to the device's ability to support coherent multichannel acquisition without calibration-induced errors.
AD684JQ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-CDIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Amplifier Type:
- Sample and Hold
- Number of Circuits:
- 4
- Output Type:
- -
- Slew Rate:
- -
- Gain Bandwidth Product:
- -
- -3db Bandwidth:
- 4 MHz
- Current - Input Bias:
- 100 nA
- Voltage - Input Offset:
- -
- Current - Supply:
- 18mA
- Current - Output / Channel:
- 5 mA
- Voltage - Supply Span (Min):
- 21.6 V
- Voltage - Supply Span (Max):
- 26.4 V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 16-CERDIP
AD684JQ FAQ
1.How can I place an order for AD684JQ through Aetrix?
Please submit a Request for Quotation (RFQ) for AD684JQ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD684JQ reliable?
The price and inventory of AD684JQ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD684JQ is usually 5 days.
3.What payment methods are accepted for AD684JQ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD684JQ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD684JQ?
AD684JQ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD684JQ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD684JQ?
For technical support, including AD684JQ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD684JQ requirements.
6.How does Aetrix verify that AD684JQ is sourced from the original manufacturer or authorized distributors?
All AD684JQ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD684JQ meets industry standards.
7.What is the process for return or replacement of AD684JQ?
All AD684JQ units undergo pre-shipment inspection (PSI). If there is an issue with AD684JQ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD684JQ part is unused and in its original packaging.
Return procedure for AD684JQ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD684JQ Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

