Analog Devices Inc. AD684SQ/883B
- Part No.:
- AD684SQ/883B
- Manufacturer:
- Analog Devices Inc.
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 16-CDIP (0.300", 7.62mm)
- Datasheet:
-
AD684SQ/883B.pdf
- Description:
- IC SAMPL/HOLD 4 CIRCUIT 16CERDIP
- Quantity:
- Payment:

- Shipping:

Inventory:2,703
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD684SQ/883B from Analog Devices is a monolithic quad sample-and-hold amplifier (SHA) designed for high-accuracy, multichannel data acquisition systems operating across –55°C to +125°C. It delivers 1 µs acquisition time to 0.01%, 75 ps aperture jitter, 0.01 µV/µs droop rate, and independent control per channel - enabling simultaneous sampling of four analog signals before feeding 12- to 14-bit ADCs such as AD7672.
For engineers reviewing the AD684SQ/883B datasheet, AD684SQ/883B pinout, AD684SQ/883B application, or AD684SQ/883B equivalent, key selection criteria include MIL-STD-883B compliance, interchannel matching (≤300 ps aperture offset), hold-mode noise (125 µV rms), and self-correcting architecture that minimizes gain/offset error without external trimming.
Technical Context
The AD684SQ/883B implements a BiMOS-based self-correcting SHA architecture that reconfigures internal circuitry post-hold command to compensate for charge injection, amplifier offset, and gain errors - ensuring accuracy in hold mode while decoupling sample-mode fidelity. Each channel integrates its own hold capacitor and operates with independent digital control inputs.
It supports ±10.8 V to ±13.2 V dual supplies, delivers ±5 mA output drive into low-impedance loads (0.3 Ω typical), and maintains 80 dB interchannel isolation at 100 kHz. Its 4 MHz small-signal bandwidth and 1 MHz full-power bandwidth enable accurate sampling of fast-rising transients within its ±5 V input range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Acquisition Time | 1.0 µs to 0.01% for 10 V step - enables high-throughput multichannel sampling without pipeline delay penalties. |
| Aperture Jitter | 75 ps maximum - limits frequency-domain SNR degradation to ≤72 dB at 100 kHz input. |
| Droop Rate | 0.01 µV/µs - ensures <1 mV drift over 100 ms hold duration, critical for long-conversion ADC interfaces. |
| Hold Settling Time | 500 ns to 1 mV - allows direct connection to high-speed ADCs without added "start convert" delay. |
| Interchannel Aperture Offset | 300 ps maximum - guarantees synchronized sampling across all four channels for phase-coherent acquisition. |
| Supply Current | 26 mA max at ±12 V - balances speed and power for ruggedized embedded DAQ systems. |
| Nonlinearity | ±0.005% FS - supports 14-bit system linearity when paired with matched ADCs. |
Pinout & Package
AD684SQ/883B is housed in a hermetically sealed 16-pin Cerdip (Q-16) package compliant with MIL-STD-883B screening requirements. The package features 0.3" width, ceramic body, and gold-plated leads suitable for high-reliability military/aerospace applications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 4, 7, 10 | Analog Input (CH1–CH4) | Single-ended inputs referenced to COMMON; accept ±5 V full-scale signals with 50 MΩ input impedance. |
| 2, 5, 8, 11 | Analog Output (CH1–CH4) | Low-impedance buffered outputs capable of sourcing/sinking ±5 mA while maintaining <2.5 mV hold error. |
| 3, 6, 9, 12 | HOLD Control (CH1–CH4) | Active-high TTL-compatible inputs; initiate hold mode transition with <150 ps interchannel skew. |
| 13 | VEE | Negative supply pin (–12 V ±10%); requires local 0.1 µF ceramic decoupling to COMMON. |
| 14 | VCC | Positive supply pin (+12 V ±10%); requires local 0.1 µF ceramic decoupling to COMMON. |
| 15 | COMMON | Unified analog/digital reference node - serves as signal ground, ADC reference return, and digital logic ground. |
| 16 | NC | No connect - left unconnected per design; not internally bonded. |
Key Features
| Feature | Design Value |
|---|---|
| Monolithic quad SHA with on-chip hold capacitors | Eliminates external capacitor selection, layout sensitivity, and temperature drift - reduces BOM count and calibration effort. |
| Self-correcting architecture | Actively compensates for charge injection and amplifier offset errors after hold command - improves dc accuracy without user intervention. |
| Independent per-channel control | Enables flexible timing schemes including staggered, sequential, or fully synchronous sampling across four inputs. |
| MIL-STD-883B screening | Validated for operation from –55°C to +125°C with guaranteed parametric limits and burn-in - meets Class B reliability requirements. |
| 75 ps aperture jitter | Preserves dynamic performance up to 100 kHz input frequency - essential for precision FFT-based spectral analysis. |
Applications
| Radar Pulse Capture System | Avionics Sensor Fusion Unit |
|---|---|
|
Use Scenario: Simultaneous digitization of four RF receiver IF outputs during pulse compression processing. IC Role / Device Role / Timing Role: Quad SHA front-end capturing phase-aligned samples prior to 14-bit ADC conversion and digital beamforming. Use Value: 300 ps interchannel aperture offset ensures sub-degree phase coherence across channels; 1 µs acquisition supports ≥1 MSPS aggregate throughput. |
Use Scenario: Concurrent conditioning of inertial measurement unit (IMU), air data, engine vibration, and GPS timing signals in flight control computers. IC Role / Device Role / Timing Role: High-stability analog front-end providing synchronized hold outputs to redundant ADCs under extended temperature cycling. Use Value: –55°C to +125°C operation with <0.5 mV offset drift enables deterministic timing across environmental extremes; MIL-STD-883B qualification assures field reliability. |
| Electronic Warfare Signal Intelligence | High-Energy Physics Detector Readout |
|
Use Scenario: Wideband transient capture of intercepted communications signals across multiple frequency bands using parallel channelization. IC Role / Device Role / Timing Role: Low-jitter sampling node preserving signal integrity for real-time demodulation and spectral classification algorithms. Use Value: 75 ps aperture jitter limits SNR degradation to <0.5 dB at 50 MHz; 80 dB interchannel isolation prevents cross-band leakage during multi-channel analysis. |
Use Scenario: Time-stamped readout of scintillation detector arrays in particle collision experiments requiring picosecond-level event correlation. IC Role / Device Role / Timing Role: Precision analog sampling stage synchronizing four detector channels to a common trigger for coincidence detection. Use Value: Self-correcting architecture maintains <±0.005% FS nonlinearity across thermal transients; 125 µV rms hold-mode noise supports >13 ENOB system resolution. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad sample-and-hold amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD684SQ (non-883B) | Lacks MIL-STD-883B screening; specified only for –55°C to +125°C but without burn-in, hermeticity verification, or radiation tolerance testing. | Suitable for commercial high-reliability systems where full military qualification is not mandated. | Select AD684SQ/883B when program requirements mandate MIL-STD-883B Class B compliance and extended environmental validation. |
| HT0804S | Quad SHA with 2.5 µs acquisition time, 200 ps aperture jitter, and no integrated hold capacitors - requires external 10 pF capacitors per channel. | Used in cost-sensitive industrial DAQ where moderate speed suffices and board space permits discrete components. | Choose AD684SQ/883B when sub-microsecond acquisition, ultra-low jitter, or zero external component count is required. |
Compared with AD684SQ (non-883B), AD684SQ/883B adds verified hermetic packaging, lot traceability, and accelerated life testing - critical for aerospace deployment. Against HT0804S, it delivers 2.5× faster acquisition, 2.7× lower jitter, and eliminates four external hold capacitors, reducing layout complexity and thermal drift sources.
Availability
AD684SQ/883B is available at Aetrix Electronics and suitable for radar pulse capture systems, avionics sensor fusion units, electronic warfare signal intelligence platforms, and high-energy physics detector readout systems requiring stable component supply under extended temperature and reliability constraints.
Supply support for AD684SQ/883B includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving precision instrumentation, aerospace, and industrial markets since 1965.
The AD684 product line delivers monolithic, multi-channel sample-and-hold amplifiers optimized for military-grade data acquisition - emphasizing timing coherence, interchannel matching, and operation across extreme temperature ranges.
FAQ
What is the operating temperature range for AD684SQ/883B?
The AD684SQ/883B is specified for continuous operation from –55°C to +125°C, with full parametric performance guaranteed across this range per MIL-STD-883B test conditions. This includes validated acquisition time, droop rate, and interchannel matching at both temperature extremes - making AD684SQ/883B suitable for airborne, space, and downhole applications where ambient thermal stress exceeds commercial limits.
Does AD684SQ/883B require external hold capacitors?
No, AD684SQ/883B integrates precision hold capacitors on-die for all four channels, eliminating the need for external components. This monolithic implementation ensures consistent capacitance value, temperature coefficient, and charge retention characteristics across channels - directly contributing to the device's <300 ps interchannel aperture offset and <0.01 µV/µs droop rate without user trimming or layout-dependent tuning.
How does the self-correcting architecture of AD684SQ/883B improve accuracy?
The self-correcting architecture in AD684SQ/883B actively compensates for charge injection, amplifier offset, and gain errors after the hold command is issued - reconfiguring internal circuitry to produce an accurately held output. This results in hold-mode offset stability of <±3 mV and <10 µV/°C drift, enabling high-precision DC measurements without external nulling circuits or per-channel calibration routines.
Can AD684SQ/883B drive ADCs directly without buffer amplifiers?
Yes, AD684SQ/883B can directly drive high-speed 12- to 14-bit ADCs such as the AD7672 due to its 0.3 Ω typical output resistance, ±5 mA drive capability, and 500 ns hold settling time to 1 mV. Its low output impedance and fast settling eliminate the need for intermediate op-amps in most designs - reducing signal path latency, component count, and potential noise sources in time-critical DAQ systems.
What is the significance of the 75 ps aperture jitter specification for AD684SQ/883B?
The 75 ps maximum aperture jitter in AD684SQ/883B defines the temporal uncertainty in sampling instant - directly limiting achievable SNR at high input frequencies. At 100 kHz, this jitter contributes <0.5 dB SNR degradation, preserving effective resolution for FFT-based spectral analysis and communication signal demodulation where phase coherence across channels is mission-critical.
AD684SQ/883B Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-CDIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Amplifier Type:
- Sample and Hold
- Number of Circuits:
- 4
- Output Type:
- -
- Slew Rate:
- -
- Gain Bandwidth Product:
- -
- -3db Bandwidth:
- 4 MHz
- Current - Input Bias:
- 100 nA
- Voltage - Input Offset:
- -
- Current - Supply:
- 18mA
- Current - Output / Channel:
- 5 mA
- Voltage - Supply Span (Min):
- 21.6 V
- Voltage - Supply Span (Max):
- 26.4 V
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 16-CERDIP
AD684SQ/883B FAQ
1.How can I place an order for AD684SQ/883B through Aetrix?
Please submit a Request for Quotation (RFQ) for AD684SQ/883B on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD684SQ/883B reliable?
The price and inventory of AD684SQ/883B are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD684SQ/883B is usually 5 days.
3.What payment methods are accepted for AD684SQ/883B?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD684SQ/883B transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD684SQ/883B?
AD684SQ/883B orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD684SQ/883B order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD684SQ/883B?
For technical support, including AD684SQ/883B datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD684SQ/883B requirements.
6.How does Aetrix verify that AD684SQ/883B is sourced from the original manufacturer or authorized distributors?
All AD684SQ/883B products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD684SQ/883B meets industry standards.
7.What is the process for return or replacement of AD684SQ/883B?
All AD684SQ/883B units undergo pre-shipment inspection (PSI). If there is an issue with AD684SQ/883B, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD684SQ/883B part is unused and in its original packaging.
Return procedure for AD684SQ/883B:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD684SQ/883B Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

