Analog Devices Inc. AD7262BSTZ-5
- Part No.:
- AD7262BSTZ-5
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 48-LQFP
- Datasheet:
-
AD7262BSTZ-5.pdf
- Description:
- IC ADC 12BIT SAR 48LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,005
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD7262BSTZ-5 from Analog Devices is a dual-channel, 12-bit simultaneous-sampling SAR ADC with integrated PGA (×1 to ×128), on-chip 2.5 V reference, and four comparators. It delivers 500 kSPS per channel, supports true differential analog inputs, and operates across −40°C to +105°C for motor control position feedback and sensor monitoring applications.
For engineers reviewing the AD7262BSTZ-5 datasheet, AD7262BSTZ-5 pinout, AD7262BSTZ-5 application, or AD7262BSTZ-5 equivalent, this page provides verified technical context, calibrated DC/dynamic specs, comparator timing behavior, SPI-compatible serial interface details, and validated alternative options for industrial encoder interface designs.
Technical Context
The AD7262BSTZ-5 implements two independent successive approximation register (SAR) ADCs with track-and-hold stages, each preceded by a programmable gain amplifier supporting 14 discrete gains (×1–×128). Its dual simultaneous sampling architecture enables synchronized acquisition of two analog signals-critical for phase-sensitive measurements in motor control.
Four integrated comparators are partitioned into two low-power pairs (A/B) and two high-speed pairs (C/D), with propagation delays as low as 0.12 µs (CC_CDVCC = 5 V) and offset drift ≤0.5 µV/°C. The device uses a single 5 V AVCC supply, with separate VDRIVE (2.7–5.25 V) for logic level definition and CA_CBVCC/CC_CDVCC supplies for comparator domains.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit-guarantees no missing codes; supports precise position feedback quantization in servo systems. |
| Throughput Rate | 500 kSPS per ADC-enables real-time closed-loop control at 2 µs sampling interval per channel. |
| PGA Gain Range | ×1 to ×128 in 14 steps-allows direct digitization of mV-level encoder sine/cosine outputs without external amplification. |
| SNR | 73 dB typical at gain = 2-ensures >11.8 effective bits for clean signal capture in noisy industrial environments. |
| Input Impedance | >1 GΩ-minimizes loading on high-impedance sensor sources such as resolver secondary windings. |
| On-Chip Reference | 2.5 V ±5 mV, 20 ppm/°C TC-eliminates need for external reference in cost-sensitive motor drive BOMs. |
| Comparator Propagation Delay | 0.12 µs (C/D at 5 V)-supports accurate zero-crossing detection for commutation timing in BLDC drives. |
Pinout & Package
AD7262BSTZ-5 is housed in a 48-lead LFCSP (7 mm × 7 mm, 0.8 mm height) with exposed thermal paddle requiring solder connection to PCB ground. Pin functions are validated per Analog Devices Rev. C datasheet Figure 4 and Table 4.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VA+, VA− / VB+, VB− | Differential analog inputs for ADC A and B | True differential front-end accepts ±VREF/2 range; supports common-mode rejection up to −90 dB ADC-to-ADC isolation. |
| DOUTA, DOUTB | Serial data outputs | Simultaneous MSB-first twos-complement output; 31 SCLK cycles required per conversion; supports daisy-chain or independent readout. |
| G0–G3 | PGA gain select inputs | Direct hardware gain configuration (e.g., G3G2G1G0 = 0010 sets ×3); overrides control register when not all tied low. |
| COUTA–COUTD | CMOS comparator outputs | Push-pull digital outputs referenced to VDRIVE; C/D pair optimized for <0.32 µs delay; A/B pair draws <8.5 µA at 5.25 V. |
| VREFA, VREFB | Reference input/output pins | Buffered 2.5 V reference source; 1 µF decoupling required per pin; supports independent reference routing to external circuitry. |
| REFSEL | Internal/external reference selection | Logic-high enables internal 2.5 V reference; logic-low disables it and allows external reference injection via VREFA/VREFB. |
| PD0/DIN, PD1, PD2 | Power-down and serial data input | Three-pin encoding selects shutdown mode; when G0–G3 = 0000, PD0 becomes DIN for control register programming. |
Key Features
| Feature | Design Value |
|---|---|
| Dual simultaneous sampling | Enables phase-coherent acquisition of encoder sine/cosine pairs-critical for accurate arctangent-based position calculation without time-skew error. |
| Integrated PGA with 14 gain settings | Eliminates external op-amp stage for small-signal sensors; gain calibration registers compensate for sensor offset/gain drift over temperature. |
| Four dedicated comparators | Two low-power (A/B) and two fast (C/D) comparators allow concurrent rotor pole counting and commutation edge detection in single-chip motor control. |
| On-chip 2.5 V reference with 20 ppm/°C TC | Reduces system component count and improves long-term stability vs. discrete reference ICs; reference output can drive external circuitry. |
| Calibration support | Factory-trimmed offset calibration and user-programmable gain adjust registers enable <±0.061% FSR full-scale error match between channels. |
Applications
| Motor Control Position Feedback | Industrial Sensor Signal Conditioning |
|---|---|
Use Scenario: Digitizing sine/cosine outputs from analog resolvers or encoders in servo drives and robotics. IC Role / Device Role / Timing Role: Dual simultaneous ADC captures phase-aligned signals; PGA scales mV-range outputs to full-scale; comparators detect zero crossings for commutation timing. Use Value: Eliminates external signal conditioning, reduces latency vs. sequential sampling, and maintains <±0.061% FSR channel matching for sub-arcminute position resolution. |
Use Scenario: Monitoring low-amplitude thermocouple, strain gauge, or current sense outputs in PLC analog input modules. IC Role / Device Role / Timing Role: PGA amplifies µV–mV signals prior to 12-bit conversion; internal reference ensures stable scaling; 500 kSPS throughput supports multi-channel scanning. Use Value: Achieves 73 dB SNR at gain = 2, enabling >11.8 ENOB for high-fidelity measurement without external instrumentation amplifiers. |
| Power Quality Monitoring | Condition Monitoring Systems |
Use Scenario: Capturing voltage/current waveforms in three-phase energy meters or harmonic analyzers. IC Role / Device Role / Timing Role: Simultaneous sampling of line voltage and neutral current enables true power calculation; 1.7 MHz bandwidth at gain = 2 supports 50th harmonic capture. Use Value: Delivers −97 dB SFDR and −76 dB CMRR at 50/60 Hz ripple-meets IEC 62053-22 Class 0.5 accuracy requirements. |
Use Scenario: Vibration sensing using piezoelectric accelerometers in predictive maintenance gateways. IC Role / Device Role / Timing Role: PGA gain ×32 boosts accelerometer output; 500 kSPS rate supports 200 kHz analysis bandwidth; comparators trigger event-driven sampling on impact thresholds. Use Value: Enables >68 dB SNR at gain = 32 and <0.12 µs comparator delay-detects transient mechanical events with microsecond timing precision. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel SAR ADC with PGA applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7262BCPZ-5 | LFCSP package same footprint but CP-48-1 variant (vs. BSTZ-5 CP-48-4); identical electrical specs and pinout. | No functional difference; differs only in tape-and-reel packaging and moisture sensitivity level (MSL 3 vs. MSL 3). | Select AD7262BCPZ-5 for automated SMT assembly with standard MSL 3 handling; AD7262BSTZ-5 preferred for legacy board compatibility where CP-48-4 marking is specified. |
| AD7265BRUZ | 14-bit, 1 MSPS dual SAR ADC with PGA; higher resolution but no on-chip comparators; uses 28-lead TSSOP. | Lacks integrated comparators-requires external comparators for zero-crossing detection; higher resolution suits precision metrology over motor control. | Choose AD7265BRUZ when 14-bit ENOB and 1 MSPS are mandatory and comparator integration is unnecessary; AD7262BSTZ-5 remains optimal for integrated motor control signal chain. |
Compared with AD7262BCPZ-5, AD7262BSTZ-5 offers identical performance in a CP-48-4 package with documented thermal pad soldering requirements; versus AD7265BRUZ, it trades 2-bit resolution for on-chip comparators and lower power-making it superior for cost-constrained, space-limited motor control designs requiring embedded timing logic.
Availability
AD7262BSTZ-5 is available at Aetrix Electronics and suitable for motor control position feedback, industrial sensor signal conditioning, power quality monitoring, and condition monitoring systems requiring stable component supply across extended temperature ranges.
Supply support for AD7262BSTZ-5 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The AD7262 product line targets high-accuracy, multi-channel data acquisition in harsh industrial environments-designed specifically for simultaneous sampling of encoder, resolver, and sensor signals in motion control and automation systems.
FAQ
What is the maximum sampling rate supported by the AD7262BSTZ-5?
The AD7262BSTZ-5 supports a maximum throughput rate of 500 kSPS per ADC channel. This is achieved with fSCLK = 20 MHz and requires 31 serial clock cycles per conversion. The 500 kSPS rating is fixed for the -5 variant and cannot be increased to 1 MSPS like the base AD7262; attempting higher rates results in invalid data due to insufficient conversion time.
Does the AD7262BSTZ-5 require an external reference, or can it operate with its internal reference?
The AD7262BSTZ-5 can operate with its internal 2.5 V reference when the REFSEL pin is tied high. The on-chip reference has ±5 mV initial accuracy and 20 ppm/°C temperature coefficient. External references may be used by tying REFSEL low and applying a stable voltage to VREFA/VREFB-enabling system-level reference sharing or improved long-term stability.
How are the four comparators differentiated in the AD7262BSTZ-5?
The AD7262BSTZ-5 integrates two comparator pairs: Comparators A and B are optimized for ultra-low power (≤8.5 µA at 5.25 V), while Comparators C and D prioritize speed (propagation delay as low as 0.12 µs at 5 V). Each pair has independent supply domains (CA_CBVCC and CC_CDVCC) and ground references (CA_CB_GND and CC_CD_GND), allowing flexible biasing and noise isolation.
Can the AD7262BSTZ-5 perform simultaneous sampling with independent PGA gain settings per channel?
Yes-the AD7262BSTZ-5 supports independent PGA gain configuration for each ADC channel via separate G0–G3 pins. Gain selection is decoded in parallel for both channels, enabling different scaling factors (e.g., ×2 for VA±, ×32 for VB±) without software intervention or timing penalties. This is confirmed in the Functional Block Diagram and Table 4 of the Rev. C datasheet.
What package type and thermal considerations apply to the AD7262BSTZ-5?
The AD7262BSTZ-5 uses a 48-lead LFCSP (CP-48-4) with an exposed metal thermal paddle. Per Analog Devices' design guidance, this paddle must be soldered to a solid PCB ground plane to ensure proper heat dissipation (θJC = 3°C/W), reduce noise coupling, and provide mechanical reliability. Failure to connect the paddle degrades thermal performance and increases jitter.
AD7262BSTZ-5 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 48-LQFP
- Packaging:
- Tray
- Product Status:
- Active
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 500k
- Number of Inputs:
- 2
- Input Type:
- Differential
- Data Interface:
- SPI, DSP
- Configuration:
- PGA-S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 2
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 2.7V ~ 5.25V
- Features:
- PGA, Simultaneous Sampling
- Operating Temperature:
- -40°C ~ 105°C
- Supplier Device Package:
- 48-LQFP (7x7)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD7262BSTZ-5 FAQ
1.How can I place an order for AD7262BSTZ-5 through Aetrix?
Please submit a Request for Quotation (RFQ) for AD7262BSTZ-5 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD7262BSTZ-5 reliable?
The price and inventory of AD7262BSTZ-5 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD7262BSTZ-5 is usually 5 days.
3.What payment methods are accepted for AD7262BSTZ-5?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD7262BSTZ-5 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD7262BSTZ-5?
AD7262BSTZ-5 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD7262BSTZ-5 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD7262BSTZ-5?
For technical support, including AD7262BSTZ-5 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD7262BSTZ-5 requirements.
6.How does Aetrix verify that AD7262BSTZ-5 is sourced from the original manufacturer or authorized distributors?
All AD7262BSTZ-5 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD7262BSTZ-5 meets industry standards.
7.What is the process for return or replacement of AD7262BSTZ-5?
All AD7262BSTZ-5 units undergo pre-shipment inspection (PSI). If there is an issue with AD7262BSTZ-5, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD7262BSTZ-5 part is unused and in its original packaging.
Return procedure for AD7262BSTZ-5:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD7262BSTZ-5 Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

