My Inquiry
My Account
Analog Devices Inc. AD7367BRUZ-5500RL7
- Part No.:
- AD7367BRUZ-5500RL7
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 24-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
AD7367BRUZ-5500RL7.pdf
- Description:
- IC ADC 14BIT SAR 24TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:3,340
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD7367BRUZ-5500RL7 from Analog Devices is a dual-channel, 14-bit, simultaneous-sampling SAR ADC with true bipolar input capability (±10 V, ±5 V, 0 V to +10 V), 500 kSPS throughput, and on-chip 2.5 V ±0.2% reference. It operates across −40°C to +85°C and targets precision industrial data acquisition systems requiring synchronized analog measurements.
For engineers reviewing the AD7367BRUZ-5500RL7 datasheet, AD7367BRUZ-5500RL7 pinout, AD7367BRUZ-5500RL7 application, or AD7367BRUZ-5500RL7 equivalent, key selection criteria include simultaneous dual-channel sampling accuracy, ±12 V input support via external 3 V reference, SPI/QSPI/MICROWIRE-compatible serial interface timing, and iCMOS® high-voltage analog front-end integration.
Technical Context
The AD7367BRUZ-5500RL7 integrates two independent 14-bit SAR ADCs sharing a 2-channel multiplexer and track-and-hold amplifiers, enabling true simultaneous sampling of VA1/VA2 and VB1/VB2. Its iCMOS® process supports ±16.5 V analog supply rails (VDD/VSS) while maintaining low power consumption (4–5.45 mW at 500 kSPS).
Conversion is initiated by CNVST falling edge; BUSY asserts high for 1.25 μs before data becomes valid on DOUTA/DOUTB. Serial read uses MSB-first SPI-compatible protocol requiring 14 SCLK cycles per channel, with CS-controlled three-state outputs and configurable range selection via RANGE0/RANGE1 pins.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 14-bit with guaranteed no missing codes - ensures full dynamic range utilization in precision measurement systems. |
| Throughput Rate | 500 kSPS - enables real-time capture of fast transients in motor control and power quality monitoring. |
| SNR | 76 dB at 50 kHz input - delivers high-fidelity signal reconstruction for 12+ ENOB applications. |
| Analog Input Ranges | Programmable ±10 V, ±5 V, or 0 V to +10 V - simplifies sensor interfacing without external level-shifting circuitry. |
| Reference | On-chip 2.5 V ±0.2% (25°C), 6–25 ppm/°C TC - reduces BOM count and improves system-level temperature stability. |
| Supply Voltages | VDD = +5 V to +16.5 V, VSS = −16.5 V to −5 V, AVCC/DVCC = 4.75 V to 5.25 V - supports direct connection to industrial ±15 V rails. |
| Power Consumption | 46–54.5 mW (normal operational mode) - balances performance and thermal management in dense PCB layouts. |
Pinout & Package
AD7367BRUZ-5500RL7 is housed in a 24-lead TSSOP package (RU-24), with exposed pad for thermal enhancement. Pin functions are validated per Analog Devices Rev. B datasheet Figure 2 and Table 6.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| DOUTA / DOUTB | Serial data output (MSB-first) | Delivers 14-bit conversion results from ADC A and ADC B simultaneously; supports single-port readout of both channels. |
| CNVST | Edge-triggered conversion start | Falling edge initiates simultaneous track-to-hold and conversion; low hold duration triggers shutdown mode. |
| BUSY | Conversion status indicator | High during conversion (1.25 μs); synchronizes host processor read timing and enables pipelined acquisition. |
| RANGE0 / RANGE1 | Analog input range select inputs | Logic-configurable voltage range (±10 V, ±5 V, 0–10 V) per ADC pair - eliminates software configuration overhead. |
| REFSEL | Reference source selector | High = internal 2.5 V reference; low = external reference applied to DCAPA/DCAPB - enables ±12 V input with 3 V reference. |
| VA1 / VA2 / VB1 / VB2 | Single-ended analog inputs | Two independent input pairs for simultaneous sampling; high input impedance (500 kΩ @ ±10 V, 500 kSPS) minimizes sensor loading. |
| VDD / VSS | High-voltage analog supplies | Supports ±16.5 V rails - allows direct interface with industrial sensors and transducers without level translation. |
| AGND / DGND | Analog/digital ground references | Separate ground pins enforce clean signal partitioning; max 0.3 V potential difference prevents noise coupling. |
Key Features
| Feature | Design Value |
|---|---|
| True bipolar input architecture | Accepts ±10 V, ±5 V, and 0–10 V ranges natively - eliminates need for external op-amp level shifters in mixed-signal industrial I/O modules. |
| Simultaneous dual-channel sampling | Guarantees time-aligned acquisition across two independent signal paths - critical for phase-sensitive applications like motor current/voltage analysis. |
| iCMOS® high-voltage process | Enables ±16.5 V analog supply operation with low power (5.45 mW) and small TSSOP footprint - reduces isolation complexity in PLC analog input cards. |
| Channel-to-channel isolation | −90 dB at 50 kHz - suppresses crosstalk between ADC A and ADC B, preserving integrity in multi-channel synchronized measurement systems. |
| Low aperture jitter (40 ps) | Minimizes sampling uncertainty in high-frequency signal digitization - maintains SNR performance up to 50 kHz input bandwidth. |
Applications
| Industrial Motor Control | Power Quality Monitoring |
|---|---|
Use Scenario: Real-time acquisition of phase current and bus voltage in servo drives using isolated shunt/CT sensors. IC Role / Device Role / Timing Role: Simultaneous sampling ADC capturing synchronized current/voltage waveforms for vector control algorithms. Use Value: 14-bit resolution and −90 dB channel isolation ensure accurate torque calculation and harmonic distortion analysis without inter-channel interference. |
Use Scenario: Continuous monitoring of grid voltage/current harmonics, flicker, and sag/swell events in smart energy meters. IC Role / Device Role / Timing Role: Dual-channel front-end digitizing voltage and current with precise time alignment for IEEE 1459-compliant power calculations. Use Value: 76 dB SNR at 50 kHz and programmable ±10 V range enable compliant Class A metering accuracy across varying grid conditions. |
| Programmable Logic Controller (PLC) Analog Input Modules | Test & Measurement Equipment |
Use Scenario: High-density analog input slots in modular PLC backplanes requiring multiple synchronized voltage/current channels. IC Role / Device Role / Timing Role: Dual 14-bit ADC providing two independent, isolated measurement paths per IC - reducing component count per channel. Use Value: iCMOS® ±16.5 V supply tolerance allows direct connection to industrial ±15 V rails, eliminating discrete DC-DC converters and saving board space. |
Use Scenario: Portable oscilloscopes and data loggers needing compact, high-accuracy dual-channel acquisition with minimal external components. IC Role / Device Role / Timing Role: Precision SAR ADC delivering simultaneous sampling and integrated reference - simplifying calibration and reducing bill-of-materials. Use Value: On-chip 2.5 V ±0.2% reference and 6 ppm/°C TC reduce system-level drift, enabling <1 LSB error over full industrial temperature range. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel, simultaneous-sampling ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7366BRUZ-5500RL7 | 12-bit resolution, 72 dB SNR, identical pinout and interface - lower cost but reduced dynamic range. | Suitable for cost-sensitive applications where 12-bit ENOB suffices (e.g., basic sensor monitoring). | Select when system requirements allow ≤12-bit effective resolution and lower SNR is acceptable. |
| AD7656ASTZ | 6-channel, 16-bit, 250 kSPS, requires external reference and separate power domains - higher channel density but slower throughput. | Better for multi-channel systems needing >2 inputs per IC, but not for strict 500 kSPS dual-channel sync. | Choose when expanding beyond two channels or requiring 16-bit resolution at expense of speed and layout complexity. |
Compared with AD7366BRUZ-5500RL7, the AD7367BRUZ-5500RL7 provides 2 extra bits and 4 dB higher SNR at same speed and footprint; versus AD7656ASTZ, it trades channel count and resolution for higher throughput and simpler power/reference design.
Availability
AD7367BRUZ-5500RL7 is available at Aetrix Electronics and suitable for industrial motor control, power quality monitoring, and PLC analog input modules requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for AD7367BRUZ-5500RL7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The AD7367BRUZ-5500RL7 belongs to the AD7366/AD7367 family of dual, simultaneous-sampling SAR ADCs designed specifically for industrial data acquisition where true bipolar input, high channel matching, and robust high-voltage operation are essential.
FAQ
What is the maximum analog input voltage range supported by the AD7367BRUZ-5500RL7?
The AD7367BRUZ-5500RL7 supports programmable analog input ranges of ±10 V, ±5 V, and 0 V to +10 V using internal configuration. With an external 3 V reference applied to DCAPA/DCAPB and minimum ±12 V supplies (VDD ≥ +12 V, VSS ≤ −12 V), it achieves true bipolar ±12 V input capability - confirmed in the Rev. B datasheet Absolute Maximum Ratings and Analog Inputs section.
Does the AD7367BRUZ-5500RL7 require external decoupling capacitors, and if so, where?
Yes, the AD7367BRUZ-5500RL7 requires external decoupling: 10 μF + 100 nF on AVCC (Pin 8), DVCC (Pin 3), VDD (Pin 15), and VSS (Pin 10); and 680 nF on DCAPA (Pin 9) and DCAPB (Pin 16). These values are specified in the Pin Function Descriptions section of the Rev. B datasheet to stabilize analog supplies and reference buffers.
How does the AD7367BRUZ-5500RL7 achieve simultaneous sampling across both channels?
The AD7367BRUZ-5500RL7 achieves simultaneous sampling via shared track-and-hold amplifiers preceding each ADC core and synchronized conversion initiation on the CNVST falling edge. Both ADCs begin conversion at the exact same instant, with aperture delay matching within ±100 ps - verified in the AD7367-5 Specifications table under Sample and Hold parameters.
Can the AD7367BRUZ-5500RL7 operate with different logic and analog supply voltages?
Yes - VDRIVE (Pin 2) sets the digital interface voltage (2.7 V to 5.25 V) independently from AVCC/DVCC (4.75 V to 5.25 V) and VDD/VSS (±5 V to ±16.5 V). The datasheet specifies that VDRIVE must not exceed AVCC or DVCC by more than 0.3 V, enabling flexible level-shifting for mixed-voltage system designs.
What is the serial interface compatibility of the AD7367BRUZ-5500RL7?
The AD7367BRUZ-5500RL7 features an SPI-/QSPI-/MICROWIRE-/DSP-compatible serial interface with MSB-first 14-bit data framing, active-low CS, and SCLK up to 20 MHz. Timing parameters including t5 (20 ns data access), t6 (7 ns hold), and tQUIET (50 ns quiet time) are fully specified in Table 4 of the Rev. B datasheet for reliable microcontroller interfacing.
AD7367BRUZ-5500RL7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- iCMOS®
- Package/Case:
- 24-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 14
- Sampling Rate (Per Second):
- 500k
- Number of Inputs:
- 4
- Input Type:
- Single Ended
- Data Interface:
- SPI, DSP
- Configuration:
- MUX-S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 2
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- ±11.5V ~ 16.5V
- Voltage - Supply, Digital:
- 5V
- Features:
- Selectable Address, Simultaneous Sampling, True Bipolar
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 24-TSSOP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD7367BRUZ-5500RL7 FAQ
1.How can I place an order for AD7367BRUZ-5500RL7 through Aetrix?
Please submit a Request for Quotation (RFQ) for AD7367BRUZ-5500RL7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD7367BRUZ-5500RL7 reliable?
The price and inventory of AD7367BRUZ-5500RL7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD7367BRUZ-5500RL7 is usually 5 days.
3.What payment methods are accepted for AD7367BRUZ-5500RL7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD7367BRUZ-5500RL7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD7367BRUZ-5500RL7?
AD7367BRUZ-5500RL7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD7367BRUZ-5500RL7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD7367BRUZ-5500RL7?
For technical support, including AD7367BRUZ-5500RL7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD7367BRUZ-5500RL7 requirements.
6.How does Aetrix verify that AD7367BRUZ-5500RL7 is sourced from the original manufacturer or authorized distributors?
All AD7367BRUZ-5500RL7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD7367BRUZ-5500RL7 meets industry standards.
7.What is the process for return or replacement of AD7367BRUZ-5500RL7?
All AD7367BRUZ-5500RL7 units undergo pre-shipment inspection (PSI). If there is an issue with AD7367BRUZ-5500RL7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD7367BRUZ-5500RL7 part is unused and in its original packaging.
Return procedure for AD7367BRUZ-5500RL7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD7367BRUZ-5500RL7 Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
