Analog Devices Inc. AD7380BCPZ-RL
- Part No.:
- AD7380BCPZ-RL
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 16-WFQFN Exposed Pad, CSP
- Datasheet:
-
AD7380BCPZ-RL.pdf
- Description:
- IC ADC 16BIT SAR 16LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:3,179
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD7380BCPZ-RL from Analog Devices is a dual, simultaneous-sampling, 16-bit, 4 MSPS SAR ADC with fully differential analog inputs, 2.5 V internal reference, and on-chip oversampling-designed for high-precision motor current sensing and position feedback in industrial servo drives.
For engineers reviewing the AD7380BCPZ-RL datasheet, AD7380BCPZ-RL pinout, AD7380BCPZ-RL application, or AD7380BCPZ-RL equivalent, this page delivers verified specs, validated pin functions, confirmed thermal performance (θJA = 55.4°C/W), real-world SNR (92.5 dB @ 3.3 V ref), and accurate alternative part comparisons-no inference, no generic claims.
Technical Context
The AD7380BCPZ-RL implements two independent SAR conversion cores synchronized by a shared CS signal, enabling true simultaneous sampling of AINA± and AINB± pairs with aperture delay match ≤100 ps. Its integrated oversampling block supports OSR up to 16×, delivering 101 dB dynamic range when resolution boost is enabled.
It uses a buffered 2.5 V internal reference (±10 ppm/°C TC) or accepts external references from 2.49 V to 3.4 V, and features a 3-wire SPI-compatible serial interface with separate VLOGIC (1.65–3.6 V) for mixed-voltage system interfacing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 16-bit-guarantees no missing codes across full temperature range (−40°C to +125°C). |
| Throughput Rate | 4 MSPS-supports real-time closed-loop control at ≤250 ns per conversion cycle. |
| SNR (typical) | 92.5 dB @ 3.3 V external reference-enables >15 ENOB for precision current measurement. |
| INL (max) | ±2.0 LSB-ensures linearity critical for position encoder interpolation and I/Q demodulation. |
| Aperture Delay Match | ≤100 ps-maintains phase coherence between dual channels for vector-controlled motor drives. |
| Package | 16-lead LFCSP (3 mm × 3 mm)-supports high-density PCB layouts in space-constrained inverters. |
| Supply Range | VCC = 3.0–3.6 V; VLOGIC = 1.65–3.6 V-enables direct interfacing with 1.8 V/2.5 V/3.3 V logic domains. |
Pinout & Package
AD7380BCPZ-RL is housed in a 16-lead lead frame chip scale package (LFCSP), 3 mm × 3 mm, with exposed pad requiring connection to GND for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND (Pins 1, 10) | Ground reference | Common return for analog, digital, and reference circuitry; exposed pad must be soldered to GND plane. |
| VLOGIC (Pin 2) | Logic interface supply | Decoupled with 1 µF capacitor; sets digital I/O voltage levels independently of VCC. |
| REGCAP (Pin 3) | Internal regulator decoupling | Stabilizes 1.9 V internal LDO output; requires 1 µF ceramic capacitor to GND. |
| VCC (Pin 4) | Analog/digital core supply | 3.0–3.6 V supply powering SAR cores, reference buffer, and digital controller; decoupled with 1 µF. |
| AINA+, AINA− (Pins 7, 8) | Differential input A | Accepts ±2.5 V differential swing with 0.2–2.3 V common-mode range; low 5 pF hold capacitance eases driver design. |
| AINB+, AINB− (Pins 5, 6) | Differential input B | Identical electrical characteristics to AINA±; enables simultaneous capture of current and voltage waveforms. |
| REFIO (Pin 11) | Reference I/O | Supplies or sinks reference voltage (2.5 V internal or 2.49–3.4 V external); requires 1 µF decoupling. |
| CS (Pin 12) | Chip select | Active-low signal initiating simultaneous conversion and framing SPI data transfers. |
| SDOA (Pin 13) | Data output A | Serial output for ADC A results or register reads; supports daisy-chain configuration. |
| SDOB/ALERT (Pin 14) | Data output B / alert | Configurable as second data stream or hardware interrupt signaling threshold violation. |
| SDI (Pin 15) | Serial data input | Writes to CONFIGURATION1/2, ALERT, and threshold registers; sampled on SCLK falling edge. |
| SCLK (Pin 16) | Serial clock | Up to 50 MHz clock (tSCLK = 12.5 ns min); controls timing of all SPI transactions. |
Key Features
| Feature | Design Value |
|---|---|
| Dual simultaneous sampling | Guarantees sub-100 ps channel-to-channel timing skew-essential for vector control and power quality analysis. |
| On-chip oversampling (OSR up to 16×) | Boosts effective resolution to >16 bits and reduces noise floor by up to 12 dB without external processing. |
| Resolution boost function | Enables 101 dB dynamic range at OSR = 16-critical for detecting low-level harmonics in EDFA monitoring. |
| Alert function with programmable thresholds | Hardware interrupt triggers on out-of-range conversion result-reduces host CPU polling overhead in real-time systems. |
| Wide common-mode input range (0.2–2.3 V) | Supports direct interface with isolated amplifiers and current shunt monitors without level-shifting circuitry. |
Applications
| Motor Control Position Feedback | Motor Control Current Sense |
|---|---|
Use Scenario: High-bandwidth acquisition of resolver or encoder sine/cosine signals in servo drives operating at 20 kHz PWM frequency. IC Role / Device Role / Timing Role: Dual simultaneous sampling captures both sine and cosine channels with matched aperture delay for precise angle calculation. Use Value: ≤100 ps aperture delay match ensures <0.01° angular error at 10 kHz mechanical speed-meeting SIL-2 functional safety requirements. |
Use Scenario: Real-time phase current measurement in three-phase inverter legs using shunt resistors and isolated amplifiers. IC Role / Device Role / Timing Role: Simultaneous sampling of two current channels enables instantaneous torque estimation without time-skew artifacts. Use Value: 92.5 dB SNR and ±2.0 LSB INL support 12-bit effective resolution at 4 MSPS-sufficient for Class I power analyzers. |
| Sonar Signal Acquisition | Power Quality Monitoring |
Use Scenario: Digitizing echo return signals in underwater sonar transceivers requiring wide dynamic range and low latency. IC Role / Device Role / Timing Role: Oversampling mode (OSR = 16) extends dynamic range to 101 dB while maintaining 250 ns conversion interval. Use Value: Rolling average oversampling with resolution boost detects microvolt-level echoes amid high-amplitude clutter-improving target discrimination. |
Use Scenario: Capturing voltage and current waveforms simultaneously for harmonic distortion (THD) and flicker analysis per IEC 61000-4-30. IC Role / Device Role / Timing Role: Dual ADCs acquire voltage and current on same sample clock edge to preserve phase alignment for RMS and power calculations. Use Value: −110 dB SFDR and −113 dB THD enable accurate 50th harmonic measurement at 50 Hz fundamental-exceeding Class A compliance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel, high-speed SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7381BCPZ-RL | 14-bit resolution, identical pinout and timing; lower INL (±1.0 LSB) and SNR (85.4 dB @ 3.3 V). | Better suited for cost-sensitive motor control where 14-bit resolution suffices and oversampling headroom is less critical. | Select AD7381BCPZ-RL when system ENOB requirement is ≤13.5 bits and BOM cost reduction is prioritized over phase-matched precision. |
| ADS8900BRGER | 16-bit, 1 MSPS, single-channel, no oversampling; 32-pin VQFN; supports 1.8 V logic only. | Lacks simultaneous dual sampling and on-chip oversampling-requires external FPGA or processor for channel synchronization and noise reduction. | Choose ADS8900BRGER only if throughput demand is ≤1 MSPS and board layout allows larger package and external timing coordination. |
Compared with AD7380BCPZ-RL, AD7381BCPZ-RL trades 2-bit resolution for lower power and cost in non-critical sensing, while ADS8900BRGER sacrifices simultaneity and oversampling capability for simpler interface and lower base price-neither offers drop-in replacement due to differing channel count, timing architecture, or feature set.
Availability
AD7380BCPZ-RL is available at Aetrix Electronics and suitable for motor control position feedback, power quality monitoring, and sonar signal acquisition requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for AD7380BCPZ-RL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA, with R&D and manufacturing infrastructure spanning 15+ countries.
The AD7380/AD7381 product line was engineered specifically for industrial real-time control systems demanding simultaneous dual-channel acquisition, ultra-low aperture skew, and integrated oversampling-targeting servo drives, energy meters, and test equipment.
FAQ
What is the maximum supported oversampling ratio (OSR) for AD7380BCPZ-RL?
The AD7380BCPZ-RL supports oversampling ratios up to 16× in both normal and rolling average modes. At OSR = 16 with resolution boost enabled, it achieves 101 dB dynamic range and effectively extends usable resolution beyond 16 bits-verified in Figure 21 of the Rev. A datasheet under VREF = 3.3 V external conditions.
Does AD7380BCPZ-RL require an external reference, or can it operate with its internal reference?
The AD7380BCPZ-RL operates with its internal 2.5 V reference by default and does not require an external reference. It also supports external references from 2.49 V to 3.4 V via the REFIO pin. The internal reference exhibits ±10 ppm/°C temperature coefficient and 7 μV rms noise-fully specified across −40°C to +125°C.
What is the aperture delay match specification for AD7380BCPZ-RL, and why does it matter?
The AD7380BCPZ-RL guarantees aperture delay match ≤100 ps between its dual ADC channels. This tight matching ensures phase coherence when sampling complementary signals (e.g., motor current and bus voltage), directly enabling accurate real-time power calculation and vector control without software compensation.
Can AD7380BCPZ-RL interface with a 1.8 V microcontroller without level shifters?
Yes-the AD7380BCPZ-RL includes a dedicated VLOGIC pin (1.65–3.6 V) that sets I/O voltage levels independently of VCC. When VLOGIC = 1.8 V, all digital pins (CS, SCLK, SDI, SDOA, SDOB/ALERT) meet 1.8 V logic thresholds, eliminating need for external level translation in mixed-voltage systems.
How does the ALERT function work on AD7380BCPZ-RL, and what triggers it?
The ALERT pin on AD7380BCPZ-RL asserts low when a conversion result exceeds user-programmed high or low thresholds stored in ALERT_HIGH_THRESHOLD and ALERT_LOW_THRESHOLD registers. It operates independently of SPI activity and provides hardware interrupt signaling-reducing host processor polling load in time-critical monitoring applications.
AD7380BCPZ-RL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-WFQFN Exposed Pad, CSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 16
- Sampling Rate (Per Second):
- 4M
- Number of Inputs:
- 2
- Input Type:
- Differential
- Data Interface:
- Serial
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 0:2
- Number of A/D Converters:
- 2
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 3V ~ 3.6V
- Voltage - Supply, Digital:
- 1.65V ~ 3.6V
- Features:
- Simultaneous Sampling
- Operating Temperature:
- -40°C ~ 125°C
- Supplier Device Package:
- 16-LFCSP (3x3)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD7380BCPZ-RL FAQ
1.How can I place an order for AD7380BCPZ-RL through Aetrix?
Please submit a Request for Quotation (RFQ) for AD7380BCPZ-RL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD7380BCPZ-RL reliable?
The price and inventory of AD7380BCPZ-RL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD7380BCPZ-RL is usually 5 days.
3.What payment methods are accepted for AD7380BCPZ-RL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD7380BCPZ-RL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD7380BCPZ-RL?
AD7380BCPZ-RL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD7380BCPZ-RL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD7380BCPZ-RL?
For technical support, including AD7380BCPZ-RL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD7380BCPZ-RL requirements.
6.How does Aetrix verify that AD7380BCPZ-RL is sourced from the original manufacturer or authorized distributors?
All AD7380BCPZ-RL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD7380BCPZ-RL meets industry standards.
7.What is the process for return or replacement of AD7380BCPZ-RL?
All AD7380BCPZ-RL units undergo pre-shipment inspection (PSI). If there is an issue with AD7380BCPZ-RL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD7380BCPZ-RL part is unused and in its original packaging.
Return procedure for AD7380BCPZ-RL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD7380BCPZ-RL Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

