Analog Devices Inc. AD7380BCPZ-RL7
- Part No.:
- AD7380BCPZ-RL7
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 16-WFQFN Exposed Pad, CSP
- Datasheet:
-
AD7380BCPZ-RL7.pdf
- Description:
- IC ADC 16BIT SAR 16LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:471
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD7380BCPZ-RL7 from Analog Devices is a dual, simultaneous-sampling, 16-bit, 4 MSPS SAR ADC with fully differential analog inputs, 2.5 V internal reference, and on-chip oversampling for enhanced dynamic range-designed for high-precision motor current sensing and position feedback in industrial servo drives.
For engineers reviewing the AD7380BCPZ-RL7 datasheet, AD7380BCPZ-RL7 pinout, AD7380BCPZ-RL7 application, or AD7380BCPZ-RL7 equivalent, this page delivers verified specs including SNR (92.5 dB @ 3.3 V ref), INL (±2.0 LSB), aperture delay match (100 ps), 16-lead 3 mm × 3 mm LFCSP package, and dual-channel isolation (−110 dB).
Technical Context
The AD7380BCPZ-RL7 implements two independent SAR ADC cores sharing a common clock and control interface, enabling true simultaneous sampling of two differential input channels (AINA± and AINB±) with matched acquisition timing. Its integrated oversampling block supports OSR up to 16×, delivering 101 dB dynamic range when resolution boost is enabled.
It features a buffered 2.5 V internal reference (±10 ppm/°C TC) and accepts external references up to 3.3 V; digital I/O operates from a separate 1.65 V–3.6 V logic supply (VLOGIC), ensuring compatibility with 1.8 V/2.5 V/3.3 V host interfaces. Conversion is initiated by CS falling edge and synchronized to SCLK, with low-latency readback via dual serial outputs (SDOA and SDOB/ALERT).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 16-bit - guarantees no missing codes across full temperature range (−40°C to +125°C). |
| Throughput Rate | 4 MSPS - enables real-time capture of fast transients in motor phase currents or encoder signals. |
| SNR | 92.5 dB (typ, VREF = 3.3 V) - supports >15 ENOB at 1 kHz input, critical for precision current reconstruction. |
| INL Error | ±2.0 LSB (max) - ensures linearity compliance for closed-loop control algorithms requiring <0.003% gain error. |
| Aperture Delay Match | 100 ps (max) - maintains sub-degree phase alignment between dual channels for accurate I/Q or torque/flux estimation. |
| Channel Isolation | −110 dB - prevents crosstalk-induced distortion in tightly coupled analog signal paths (e.g., dual shunt sensing). |
| Power Dissipation | 107 mW (max, normal mode) - optimized for thermally constrained embedded modules in industrial enclosures. |
Pinout & Package
AD7380BCPZ-RL7 is housed in a 16-lead LFCSP package (3 mm × 3 mm, 0.5 mm pitch) with exposed thermal pad requiring PCB ground connection per Analog Devices layout guidelines.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND (Pins 1, 10) | Ground reference | Common return for analog, digital, and power domains; must be low-impedance connection to minimize noise coupling. |
| VLOGIC (Pin 2) | Logic supply input | Independent 1.65 V–3.6 V rail enabling interface voltage translation without level shifters. |
| REGCAP (Pin 3) | Internal regulator decoupling | Requires 1 μF capacitor to GND; stabilizes 1.9 V internal LDO for digital core operation. |
| VCC (Pin 4) | Analog/digital power supply | 3.0 V–3.6 V main supply; decoupled with 1 μF capacitor to suppress switching noise affecting conversion accuracy. |
| AINB−/AINB+ (Pins 5, 6) | Differential input B | Accepts ±2.5 V differential swing with 0.2 V–2.3 V common-mode range; supports direct connection to isolated amplifiers. |
| AINA−/AINA+ (Pins 7, 8) | Differential input A | Functionally identical to AINB±; matched input structure ensures <100 ps inter-channel timing skew. |
| REFIO (Pin 11) | Reference I/O | Provides 2.5 V internal reference output or accepts 2.49 V–3.4 V external reference; requires 1 μF decoupling. |
| CS (Pin 12) | Chip select | Active-low control initiating simultaneous sampling and framing serial data transfers; defines conversion window. |
| SDOA (Pin 13) | Serial data output A | Tri-state output delivering ADC A results or register data; compatible with standard SPI read protocols. |
| SDOB/ALERT (Pin 14) | Serial data output B or alert | Configurable as second data stream (ADC B) or active-low threshold violation indicator (ALERT function). |
| SDI (Pin 15) | Serial data input | Accepts register writes (CONFIGURATION1/2, ALERT thresholds); sampled on SCLK falling edge. |
| SCLK (Pin 16) | Serial clock | Drives synchronous data transfer; minimum period 12.5 ns supports >80 MHz interface clocking. |
Key Features
| Feature | Design Value |
|---|---|
| Dual simultaneous sampling | Enables true time-aligned capture of two analog signals (e.g., motor phase A/B currents) without interleaving artifacts. |
| On-chip oversampling (OSR up to 16×) | Improves SNR by up to 9 dB and reduces effective noise floor-eliminates need for external digital filtering in bandwidth-limited applications. |
| Resolution boost function | Combines oversampling with digital averaging to deliver 101 dB dynamic range at reduced output data rate, easing DSP processing load. |
| Alert function with programmable thresholds | Hardware-level overrange detection on either channel triggers SDOB pin low, enabling cycle-accurate fault response without CPU polling. |
| Wide common-mode input range (0.2 V to VREF − 0.2 V) | Supports direct interfacing with instrumentation amplifiers operating near rail, simplifying front-end design for ±10 V sensor signals. |
Applications
| Motor Control Current Sense | Motor Control Position Feedback |
|---|---|
|
Use Scenario: Real-time sampling of dual shunt resistor voltages in three-phase PMSM inverters for field-oriented control. IC Role / Device Role / Timing Role: Dual ADC simultaneously captures phase A and B currents with <100 ps skew, feeding FOC algorithm at 4 MSPS. Use Value: Enables precise torque ripple suppression and efficient regenerative braking through deterministic, jitter-free sampling aligned to PWM cycles. |
Use Scenario: Acquisition of resolver or encoder sine/cosine analog outputs in high-speed servo drives. IC Role / Device Role / Timing Role: Simultaneous digitization of sin/cos pairs with matched aperture delay preserves angular accuracy under rapid acceleration. Use Value: Delivers <0.01° electrical angle resolution at 10,000 RPM, supporting tight position loop bandwidths exceeding 1 kHz. |
| Sonar Signal Processing | Power Quality Monitoring |
|
Use Scenario: Digitizing echo return signals from ultrasonic transducers in industrial tank level or flow measurement systems. IC Role / Device Role / Timing Role: High-SNR 16-bit conversion of low-amplitude, wideband echoes (up to 6 MHz input bandwidth) with minimal quantization noise. Use Value: Extends measurable distance range by 3× compared to 14-bit alternatives due to 92.5 dB SNR and −110 dB channel isolation. |
Use Scenario: Capturing voltage and current waveforms for harmonic analysis (up to 50th order) in smart grid protection relays. IC Role / Device Role / Timing Role: Dual-channel simultaneous sampling ensures phase-coherent acquisition of voltage and current for accurate power factor calculation. Use Value: Meets IEC 61000-4-30 Class A requirements for 16-bit resolution and <0.1% THD measurement accuracy at 50/60 Hz fundamentals. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel, high-speed SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7381BCPZ-RL7 | 14-bit resolution, identical pinout/package, same 4 MSPS throughput and oversampling architecture. | Lower cost for applications where 14-bit ENOB suffices (e.g., basic motor monitoring vs. servo-grade control). | Select AD7381BCPZ-RL7 when system SNR requirements are ≤85.4 dB and cost sensitivity outweighs resolution needs. |
| ADS8900BRGER | Single-channel, 18-bit, 1 MSPS SAR ADC; no simultaneous dual sampling; different SPI interface timing and register map. | Higher resolution but lower speed and no channel matching-suitable for precision DC measurements, not real-time dual-signal capture. | Choose ADS8900BRGER only for single-ended, ultra-high-accuracy DC applications where dual-channel simultaneity is unnecessary. |
Compared with AD7381BCPZ-RL7, the AD7380BCPZ-RL7 provides 2 additional bits of resolution and +7 dB SNR-critical for closed-loop servo systems demanding <0.003% linearity. Versus ADS8900BRGER, it offers true dual-channel synchronization and 4× higher throughput, making it irreplaceable in real-time motor control and I/Q demodulation.
Availability
AD7380BCPZ-RL7 is available at Aetrix Electronics and suitable for industrial motor control, power quality analyzers, and sonar signal acquisition systems requiring stable component supply, long-term production continuity, and automotive-grade temperature operation (−40°C to +125°C).
Supply support for AD7380BCPZ-RL7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA, with R&D and manufacturing facilities worldwide.
The AD7380BCPZ-RL7 belongs to Analog Devices' high-speed precision SAR ADC family designed specifically for real-time industrial automation, where simultaneous dual-channel sampling, low latency, and guaranteed linearity over extended temperature ranges are mandatory.
FAQ
What is the maximum supported external reference voltage for the AD7380BCPZ-RL7?
The AD7380BCPZ-RL7 accepts an external reference voltage from 2.49 V to 3.4 V on the REFIO pin. Operation with a 3.3 V external reference yields optimal SNR (92.5 dB typical) and improved dynamic range versus the internal 2.5 V reference. The device includes dedicated REFIO decoupling requirements (1 μF to GND) and load regulation spec (−106 ppm/mA) to maintain stability under varying reference current draw.
Does the AD7380BCPZ-RL7 support true simultaneous sampling of both ADC channels?
Yes, the AD7380BCPZ-RL7 performs true simultaneous sampling: both ADC A and ADC B acquire their respective differential inputs (AINA± and AINB±) at the exact same instant upon CS falling edge, with aperture delay match guaranteed ≤100 ps. This eliminates phase skew between channels-essential for accurate vector calculations in motor control and I/Q demodulation where timing alignment directly impacts system accuracy.
How does the oversampling function improve performance in the AD7380BCPZ-RL7?
The AD7380BCPZ-RL7's on-chip oversampling block increases effective resolution and dynamic range by averaging multiple conversions. At OSR = 16× with resolution boost enabled, SNR improves from 92.5 dB to 101 dB-equivalent to ~17-bit effective resolution-while reducing output data rate and relaxing anti-alias filter requirements. This allows designers to trade off speed for precision without external FPGA/DSP resources.
What is the purpose of the SDOB/ALERT pin on the AD7380BCPZ-RL7?
The SDOB/ALERT pin on the AD7380BCPZ-RL7 serves a dual role: as SDOB, it outputs conversion results from ADC B; as ALERT, it asserts low when either channel's result exceeds user-programmed high/low thresholds stored in ALERT_HIGH_THRESHOLD and ALERT_LOW_THRESHOLD registers. This hardware-level fault signaling enables immediate interrupt-driven response-critical for overcurrent protection in motor drives without software polling latency.
Can the AD7380BCPZ-RL7 operate with a 1.8 V logic interface?
Yes, the AD7380BCPZ-RL7 supports 1.8 V digital interface operation via its dedicated VLOGIC pin (1.65 V–3.6 V range). When VLOGIC = 1.8 V, input thresholds scale accordingly (VIH = 1.44 V, VIL = 0.36 V), and output drive strength remains compliant with 1.8 V CMOS levels (VOH ≥ 1.5 V, VOL ≤ 0.4 V). This eliminates level-shifting circuitry when interfacing with modern low-voltage microcontrollers and FPGAs.
AD7380BCPZ-RL7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-WFQFN Exposed Pad, CSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 16
- Sampling Rate (Per Second):
- 4M
- Number of Inputs:
- 2
- Input Type:
- Differential
- Data Interface:
- Serial
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 0:2
- Number of A/D Converters:
- 2
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 3V ~ 3.6V
- Voltage - Supply, Digital:
- 1.65V ~ 3.6V
- Features:
- Simultaneous Sampling
- Operating Temperature:
- -40°C ~ 125°C
- Supplier Device Package:
- 16-LFCSP (3x3)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD7380BCPZ-RL7 FAQ
1.How can I place an order for AD7380BCPZ-RL7 through Aetrix?
Please submit a Request for Quotation (RFQ) for AD7380BCPZ-RL7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD7380BCPZ-RL7 reliable?
The price and inventory of AD7380BCPZ-RL7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD7380BCPZ-RL7 is usually 5 days.
3.What payment methods are accepted for AD7380BCPZ-RL7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD7380BCPZ-RL7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD7380BCPZ-RL7?
AD7380BCPZ-RL7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD7380BCPZ-RL7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD7380BCPZ-RL7?
For technical support, including AD7380BCPZ-RL7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD7380BCPZ-RL7 requirements.
6.How does Aetrix verify that AD7380BCPZ-RL7 is sourced from the original manufacturer or authorized distributors?
All AD7380BCPZ-RL7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD7380BCPZ-RL7 meets industry standards.
7.What is the process for return or replacement of AD7380BCPZ-RL7?
All AD7380BCPZ-RL7 units undergo pre-shipment inspection (PSI). If there is an issue with AD7380BCPZ-RL7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD7380BCPZ-RL7 part is unused and in its original packaging.
Return procedure for AD7380BCPZ-RL7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD7380BCPZ-RL7 Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

