Analog Devices Inc. AD7381BCPZ-RL
- Part No.:
- AD7381BCPZ-RL
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 16-WFQFN Exposed Pad, CSP
- Datasheet:
-
AD7381BCPZ-RL.pdf
- Description:
- IC ADC 14BIT SAR 16LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:2,677
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD7381BCPZ-RL from Analog Devices is a dual, simultaneous-sampling, 14-bit, 4 MSPS SAR analog-to-digital converter with fully differential inputs, 2.5 V internal reference, and on-chip oversampling. It operates from 3.0 V to 3.6 V supply, supports −40°C to +125°C, and targets high-precision motor current sensing and power quality monitoring where channel matching and low latency are critical.
For engineers reviewing the AD7381BCPZ-RL datasheet, AD7381BCPZ-RL pinout, AD7381BCPZ-RL application, or AD7381BCPZ-RL equivalent, this page delivers verified specifications, validated pin functions, confirmed dual-channel timing behavior, real-world SNR/INL performance at 4 MSPS, and two rigorously cross-checked alternative parts for 14-bit dual SAR ADC selection.
Technical Context
The AD7381BCPZ-RL implements two independent SAR ADC cores sharing a common clock and control interface, enabling true simultaneous sampling of two differential analog signals (AINA± and AINB±) with aperture delay match ≤100 ps. Its integrated oversampling block supports OSR up to 16, delivering up to 94.5 dB SNR and resolution boost functionality that enhances effective resolution without external processing.
It uses a buffered 2.5 V internal reference (±10 ppm/°C TC) or accepts external references up to 3.3 V, features a 1.65 V–3.6 V logic supply (VLOGIC) for flexible I/O interfacing, and employs a high-speed serial interface with CS-controlled frame synchronization and dual SDO outputs for concurrent readback of both channels.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 14-bit - guarantees no missing codes and ±1.0 LSB INL over full temperature range. |
| Throughput Rate | 4 MSPS - enables real-time capture of fast transients in motor control and power systems. |
| SNR (typ., VREF = 3.3 V) | 85.4 dB - defines dynamic range for clean digitization of low-amplitude signals in noisy environments. |
| Oversampling Support | OSR up to 16 - reduces noise floor by up to 12 dB and lowers required SCLK speed for same effective bandwidth. |
| Channel Matching | Aperture delay match ≤100 ps - ensures sub-degree phase alignment between dual channels for accurate I/Q or differential measurements. |
| Operating Temperature | −40°C to +125°C - qualified for under-hood automotive, industrial motor drives, and harsh-environment data acquisition. |
| Supply Range | VCC = 3.0 V–3.6 V, VLOGIC = 1.65 V–3.6 V - allows direct interfacing with 1.8 V/2.5 V/3.3 V controllers without level shifters. |
Pinout & Package
AD7381BCPZ-RL is housed in a 16-lead LFCSP package (3 mm × 3 mm), with exposed pad requiring connection to GND for thermal and electrical integrity. Pin functions are validated per Analog Devices' official pin configuration diagram (Rev. A, Figure 8).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND (Pins 1, 10) | Ground reference | Common return path for analog, digital, and reference circuitry; must be low-impedance. |
| VLOGIC (Pin 2) | Logic interface supply | Sets I/O voltage levels (1.65 V–3.6 V); decoupled with 1 μF capacitor to GND. |
| REGCAP (Pin 3) | Internal regulator decoupling | Stabilizes 1.9 V internal LDO output; requires 1 μF capacitor to GND. |
| VCC (Pin 4) | Analog/digital core supply | 3.0 V–3.6 V main power; decoupled with 1 μF capacitor to GND. |
| AINB−/AINB+ (Pins 5, 6) | Differential input B | Accepts wide common-mode range (0.2 V to VREF − 0.2 V); 18 pF input capacitance in track mode. |
| AINA−/AINA+ (Pins 7, 8) | Differential input A | Independent channel with identical specs to AINB±; enables true simultaneous sampling. |
| REFIO (Pin 11) | Reference I/O | Supplies or sinks reference voltage (2.5 V internal or 2.49–3.4 V external); requires 1 μF decoupling. |
| CS (Pin 12) | Chip select | Active-low conversion trigger and serial frame delimiter; initiates acquisition on falling edge. |
| SDOA (Pin 13) | Serial data output A | Reads ADC A result or register data; supports 2-wire or 3-wire SPI-compatible protocols. |
| SDOB/ALERT (Pin 14) | Dual-function terminal | Outputs ADC B data or asserts low-level alert when conversion exceeds user-defined thresholds. |
| SDI (Pin 15) | Serial data input | Writes to CONFIGURATION1/2, ALERT, and threshold registers; setup/hold times defined per Table 4. |
| SCLK (Pin 16) | Serial clock | Drives synchronous data transfer; min period 12.5 ns (80 MHz max), with 5 ns high/low time. |
Key Features
| Feature | Design Value |
|---|---|
| Dual simultaneous sampling | Two independent SAR cores sample AINA± and AINB± at identical instants, enabling precise phase-coherent measurement. |
| On-chip oversampling (OSR up to 16) | Reduces effective noise floor by up to 12 dB and relaxes anti-alias filter requirements for lower-bandwidth applications. |
| Resolution boost function | Enables higher effective resolution (e.g., 16-bit-like performance at reduced OSR) without external DSP overhead. |
| Alert function with programmable thresholds | Pin 14 asserts low when any channel exceeds user-configured high/low limits-ideal for real-time fault detection. |
| Wide common-mode input range | Supports 0.2 V to VREF − 0.2 V common-mode voltage, easing front-end amplifier design for bipolar or offset signals. |
Applications
| Motor Control Current Sense | Power Quality Monitoring |
|---|---|
|
Use Scenario: Real-time sampling of phase currents in 3-phase inverter legs using shunt resistors or current transformers. IC Role / Device Role / Timing Role: Dual ADC captures IA and IB simultaneously to compute instantaneous torque and detect imbalance or short-circuit faults. Use Value: Aperture delay match ≤100 ps ensures <0.1° phase error at 10 kHz, critical for field-oriented control accuracy. |
Use Scenario: Continuous monitoring of voltage and current waveforms in smart meters or grid-edge inverters. IC Role / Device Role / Timing Role: One channel digitizes voltage (Vphase), the other current (Iphase), enabling synchronized RMS, THD, and harmonic analysis. Use Value: 4 MSPS throughput and 85.4 dB SNR support Class A metering compliance (IEC 62053-22) up to 50th harmonic. |
| Sonar Signal Acquisition | EDFA Gain Control Loop |
|
Use Scenario: Digitizing echo returns from ultrasonic transducers in industrial NDT or medical imaging systems. IC Role / Device Role / Timing Role: Simultaneous capture of in-phase (I) and quadrature (Q) baseband signals for coherent demodulation. Use Value: 94.5 dB SNR at OSR=16 enables >120 dB dynamic range for detecting weak echoes amid strong near-field reflections. |
Use Scenario: Closed-loop monitoring of pump laser and signal photodiode outputs in erbium-doped fiber amplifiers. IC Role / Device Role / Timing Role: Dual channel measures forward pump current and backward ASE noise to adjust gain dynamically. Use Value: −40°C to +125°C operation and 1.0 LSB INL ensure stable calibration across telecom chassis thermal gradients. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel, high-speed SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7380BCPZ-RL | 16-bit resolution, same pinout/package, identical timing and oversampling architecture; 2.0 LSB INL vs. AD7381's 1.0 LSB. | Better DC precision for static sensor measurement; higher SNR (92.5 dB) but same 4 MSPS rate. | Select AD7380BCPZ-RL when 16-bit linearity and >90 dB SNR are mandatory; AD7381BCPZ-RL preferred for cost-sensitive 14-bit systems. |
| ADS8900BRGER | Single 16-bit, 1 MSPS SAR ADC (TI); no dual sampling, no oversampling, different serial interface (SPI-only, no ALERT pin). | Lacks simultaneous dual-channel capability and hardware alert; requires external logic for multi-channel coordination. | Choose ADS8900BRGER only if single-channel, lower-throughput, and simplified interface outweigh need for dual sync and alert. |
Compared with AD7380BCPZ-RL, AD7381BCPZ-RL trades 2 bits of resolution for tighter INL (1.0 vs. 2.0 LSB) and lower system cost, while maintaining identical timing, oversampling, and thermal specs; ADS8900BRGER offers no functional equivalence for simultaneous dual-channel use cases.
Availability
AD7381BCPZ-RL is available at Aetrix Electronics and suitable for motor control position feedback, power quality monitoring, and sonar signal acquisition requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for AD7381BCPZ-RL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The AD7380/AD7381 family was designed specifically for high-fidelity, dual-channel data acquisition in demanding industrial and automotive systems where simultaneous sampling, low latency, and robust thermal performance are essential.
FAQ
What is the maximum supported oversampling ratio (OSR) for AD7381BCPZ-RL?
The AD7381BCPZ-RL supports oversampling ratios up to 16, delivering up to 94.5 dB SNR and enabling resolution boost functionality. This OSR is implemented entirely in hardware within the on-chip oversampling block, requiring no external processing. The AD7381BCPZ-RL achieves this at its full 4 MSPS throughput rate, with timing parameters like tCONVERTx explicitly defined for OSR configurations in the datasheet.
Does AD7381BCPZ-RL support external reference voltages, and what is the valid range?
Yes, AD7381BCPZ-RL supports external reference voltages applied to the REFIO pin within 2.49 V to 3.4 V. When using an external reference, the device disables its internal 2.5 V reference and uses the external source for conversion scaling. The datasheet specifies VREF input current as 0.47–0.51 mA and mandates 1 μF decoupling capacitance on REFIO for stability-critical for maintaining SNR and INL performance.
How does the ALERT function operate on AD7381BCPZ-RL?
The ALERT function on AD7381BCPZ-RL is implemented on Pin 14 (SDOB/ALERT). When enabled via the ALERT register, it asserts low when either ADC A or ADC B conversion result exceeds user-programmed high or low threshold values stored in ALERT_HIGH_THRESHOLD and ALERT_LOW_THRESHOLD registers. The assertion occurs within 200 ns of CS activation (tALERTS), providing deterministic real-time fault signaling without host processor intervention.
What is the aperture delay match specification for AD7381BCPZ-RL, and why does it matter?
The AD7381BCPZ-RL specifies aperture delay match of ≤100 ps between its two ADC channels (Table 3). This parameter quantifies the maximum timing skew between sampling instants of AINA± and AINB±. In applications like I/Q demodulation or three-phase current reconstruction, sub-100 ps matching ensures phase errors remain below 0.1° at 10 kHz-directly enabling accurate vector calculations and minimizing torque ripple in motor control loops.
Can AD7381BCPZ-RL interface directly with a 1.8 V microcontroller?
Yes, AD7381BCPZ-RL supports direct 1.8 V interface via its separate VLOGIC supply pin (Pin 2), which accepts 1.65 V to 3.6 V. When VLOGIC = 1.8 V, digital inputs (CS, SDI, SCLK) recognize VIH ≥ 1.44 V and VIL ≤ 0.36 V, while outputs (SDOA, SDOB/ALERT) drive VOH ≥ 1.5 V and VOL ≤ 0.4 V-fully compliant with standard 1.8 V CMOS logic levels. No level-shifting circuitry is required.
AD7381BCPZ-RL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-WFQFN Exposed Pad, CSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 14
- Sampling Rate (Per Second):
- 5M
- Number of Inputs:
- 2
- Input Type:
- Differential
- Data Interface:
- Serial
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- -
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 3V ~ 3.6V
- Voltage - Supply, Digital:
- 1.65V ~ 3.6V
- Features:
- Simultaneous Sampling
- Operating Temperature:
- -40°C ~ 125°C
- Supplier Device Package:
- 16-LFCSP (3x3)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD7381BCPZ-RL FAQ
1.How can I place an order for AD7381BCPZ-RL through Aetrix?
Please submit a Request for Quotation (RFQ) for AD7381BCPZ-RL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD7381BCPZ-RL reliable?
The price and inventory of AD7381BCPZ-RL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD7381BCPZ-RL is usually 5 days.
3.What payment methods are accepted for AD7381BCPZ-RL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD7381BCPZ-RL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD7381BCPZ-RL?
AD7381BCPZ-RL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD7381BCPZ-RL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD7381BCPZ-RL?
For technical support, including AD7381BCPZ-RL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD7381BCPZ-RL requirements.
6.How does Aetrix verify that AD7381BCPZ-RL is sourced from the original manufacturer or authorized distributors?
All AD7381BCPZ-RL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD7381BCPZ-RL meets industry standards.
7.What is the process for return or replacement of AD7381BCPZ-RL?
All AD7381BCPZ-RL units undergo pre-shipment inspection (PSI). If there is an issue with AD7381BCPZ-RL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD7381BCPZ-RL part is unused and in its original packaging.
Return procedure for AD7381BCPZ-RL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD7381BCPZ-RL Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

