Analog Devices Inc. AD7472AR
- Part No.:
- AD7472AR
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 24-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
AD7472AR.pdf
- Description:
- IC ADC 12BIT SAR 24SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,484
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD7472AR from Analog Devices is a 12-bit, 1.5 MSPS successive approximation analog-to-digital converter (ADC) with parallel interface, operating from a single 2.7 V to 5.25 V supply and consuming only 4.5 mW at 3 V. It features 12-bit resolution, 70 dB typical SNR at 500 kHz input, and 24-lead SOIC packaging. It is used in high-speed data acquisition systems requiring low power and precise timing control via CONVST and BUSY signals.
For engineers reviewing the AD7472AR datasheet, AD7472AR pinout, AD7472AR application, or AD7472AR equivalent, key selection considerations include its 12-bit resolution, 1.5 MSPS throughput at 5 V, 14-cycle conversion time, external 2.5 V reference requirement, and SOIC-24 package with separate analog/digital grounds and VDRIVE for level-shifted outputs.
Technical Context
The AD7472AR implements a standard successive approximation register (SAR) architecture with no pipeline delay, enabling deterministic latency: conversion completes 531.66 ns after the falling edge of CONVST at 26 MHz clock. Its track-and-hold amplifier supports full-power bandwidth up to 20 MHz and acquires input within 135 ns after BUSY goes low.
It uses dual-supply separation (AVDD/DVDD) with strict ±0.3 V inter-rail tolerance and independent AGND/DGND references. Output drivers are powered by VDRIVE (2.7–5.25 V), allowing digital interface to 3 V logic while AVDD operates at 5 V for optimal dynamic performance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit - guarantees monotonic output and no missing codes to 11 bits (A/B versions) or 12 bits (B version). |
| Throughput Rate | 1.5 MSPS max at 5 V - enables real-time sampling of signals up to ~750 kHz Nyquist bandwidth. |
| SNR | 70 dB typ at 500 kHz - supports high-fidelity digitization of medium-frequency sensor or communication signals. |
| Power Dissipation | 4.5 mW max at 3 V - allows battery-powered or thermally constrained embedded systems to sustain 1.2 MSPS operation. |
| Conversion Time | 14 CLK IN cycles - fixed-latency SAR core ensures predictable timing for synchronous control in FPGA/microprocessor interfaces. |
| Reference Input | 2.5 V ±1% - requires stable external reference; accuracy directly limits full-scale error and gain error (±2 LSB max). |
| Aperture Jitter | 15 ps typ - contributes <0.02 LSB noise at 12-bit level for 500 kHz inputs, preserving effective resolution. |
Pinout & Package
AD7472AR is housed in a 24-lead SOIC (R-24) package with gull-wing leads, 75°C/W junction-to-ambient thermal resistance, and Pb-free finish compliant with RoHS. Pin layout separates analog (AVDD, AGND, VIN, REF IN) and digital (DVDD, DGND, CS, RD, DB0–DB11) domains to minimize coupling.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12 | DB0–DB11 (LSB to MSB) | Three-state parallel data outputs; voltage level set by VDRIVE, not DVDD - enables mixed-voltage system interfacing. |
| 13, 14 | CS, RD | Interchangeable active-low control inputs; both must fall to latch conversion result onto data bus - simplifies microprocessor bus timing. |
| 15 | CONVST | Falling-edge-triggered conversion start and track/hold mode switch; pulse width ≥10 ns - supports high-speed burst sampling. |
| 16 | CLK IN | Asynchronous master clock input; 26 MHz max at 5 V - determines throughput and power; disabled during sleep mode. |
| 17 | BUSY | Open-drain status indicator; high during conversion, falls 531.66 ns after CONVST at 26 MHz - provides precise ready signal for pipelined reads. |
| 18, 19 | REF IN, AVDD | External 2.5 V reference input and analog supply; AVDD powers T/H and SAR core - decoupling to AGND is mandatory for SNR. |
| 20, 21 | DVDD, VDRIVE | Digital logic supply and output driver supply; VDRIVE may differ from DVDD to support 3 V I/O with 5 V core - improves noise immunity. |
| 22, 23, 24 | VIN, AGND, DGND | Single-ended analog input referenced to AGND; AGND/DGND must be tied with <0.3 V difference - prevents ground-loop distortion. |
Key Features
| Feature | Design Value |
|---|---|
| No pipeline delay | Deterministic 14-cycle conversion latency enables precise time-critical sampling in closed-loop control and real-time signal processing. |
| Auto sleep mode | Enters 1 µA sleep automatically after conversion if CONVST remains low - reduces average current to 124 µA at 100 kSPS (3 V). |
| VDRIVE output supply | Independent output driver rail allows 5 V AVDD for optimal analog performance while driving 3 V logic - eliminates level shifters. |
| Flexible clock management | Throughput scales linearly with external CLK IN frequency - permits dynamic power/throughput trade-off without firmware change. |
| Guaranteed no missing codes | Specified for 11-bit monotonicity (A/B versions) or full 12-bit monotonicity (B version) - ensures reliable measurement across full range. |
Applications
| Industrial Data Acquisition | Medical Instrumentation |
|---|---|
|
Use Scenario: High-speed monitoring of multi-channel sensor arrays (e.g., strain gauges, thermocouples) in PLC-based control cabinets with limited thermal budget. IC Role / Device Role / Timing Role: Primary ADC capturing synchronized samples at 1.2–1.5 MSPS; CONVST and BUSY provide deterministic trigger and ready signaling for FPGA-based DMA controllers. Use Value: 70 dB SNR preserves small-signal integrity; 4.5 mW power at 3 V enables dense channel count without forced air cooling. |
Use Scenario: Portable ultrasound front-end digitizing RF echo signals post-amplification and filtering in handheld diagnostic devices. IC Role / Device Role / Timing Role: Medium-speed ADC converting conditioned analog beamformed signals; VDRIVE set to 3.3 V matches downstream FPGA I/O voltage. Use Value: 15 ps aperture jitter minimizes time-domain smearing; 20 MHz full-power bandwidth supports baseband digitization up to 10 MHz. |
| Communications Test Equipment | Automotive Sensor Interface |
|
Use Scenario: Digitizing intermediate-frequency (IF) signals in benchtop spectrum analyzers and vector signal analyzers requiring moderate speed and high linearity. IC Role / Device Role / Timing Role: Standalone ADC capturing bursts of IF samples triggered by external sweep logic; external 2.5 V reference ensures repeatable amplitude calibration. Use Value: –86 dBc SFDR at 100 kHz enables clean detection of weak adjacent-channel signals; 12-bit resolution supports >72 dB dynamic range. |
Use Scenario: Engine control unit (ECU) subsystem measuring crankshaft position, knock sensor resonance, and wideband O2 sensor outputs under harsh temperature conditions. IC Role / Device Role / Timing Role: Robust ADC operating across –40°C to +85°C; AVDD/DVDD tracking <0.3 V ensures stability during load dump transients. Use Value: A-grade temperature rating and 12-bit monotonicity guarantee accurate timing and amplitude capture for closed-loop combustion control. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 12-bit parallel SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7472BR | B-grade offers ±0.9 LSB DNL and guaranteed no missed codes to 12 bits vs. A-grade's 11-bit guarantee; same SOIC-24 package and pinout. | Required where full 12-bit monotonicity is critical (e.g., precision metrology), not just resolution. | Select AD7472BR when guaranteed 12-bit linearity is mandatory; AD7472AR suffices for general-purpose 12-bit acquisition. |
| ADS7822U | 12-bit, 250 kSPS, SPI interface, 8-pin SOIC; lower speed, serial interface, no VDRIVE, higher 12 mW power at 5 V. | Suitable for space-constrained, lower-throughput designs where PCB area or microcontroller SPI availability outweighs parallel bus needs. | Choose ADS7822U only if board space is severely limited and throughput ≤250 kSPS is acceptable; AD7472AR delivers 6× higher speed with parallel efficiency. |
Compared with AD7472BR, AD7472AR trades guaranteed 12-bit monotonicity for cost-sensitive industrial use; compared with ADS7822U, it delivers 6× throughput and parallel interface efficiency but requires more PCB area and design effort for bus routing and timing.
Availability
AD7472AR is available at Aetrix Electronics and suitable for industrial data acquisition, medical instrumentation, communications test equipment, and automotive sensor interface applications requiring stable component supply, long-term lifecycle support, and RoHS-compliant sourcing.
Supply support for AD7472AR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA, with design and manufacturing expertise spanning over 50 years.
The AD7472AR belongs to Analog Devices' high-speed SAR ADC product line, engineered for applications demanding deterministic latency, low power at high throughput, and robust analog performance in industrial and instrumentation environments.
FAQ
What is the maximum clock frequency supported by the AD7472AR?
The AD7472AR supports a maximum CLK IN frequency of 26 MHz at 5 V and 20 MHz at 3 V, as specified for A and B versions. This clock determines conversion time (14 cycles) and achievable throughput (1.5 MSPS at 5 V). Exceeding these frequencies may cause timing violations or reduced AC performance.
Does the AD7472AR require an external reference voltage?
Yes, the AD7472AR requires an external 2.5 V reference applied to the REF IN pin, with ±1% tolerance for specified performance. The device does not include an internal reference; using a precision external reference directly impacts offset, gain, and full-scale accuracy.
How does the VDRIVE pin function in the AD7472AR?
The VDRIVE pin supplies power to the AD7472AR's digital output drivers independently of DVDD. This allows the analog core (AVDD) and digital logic (DVDD) to operate at 5 V for optimal performance while driving 3 V logic levels on DB0–DB11 - eliminating external level shifters in mixed-voltage systems.
What is the purpose of the BUSY signal in the AD7472AR?
The BUSY signal is an active-high open-drain output that goes high at the start of conversion and returns low 531.66 ns after the falling edge of CONVST (at 26 MHz). It indicates conversion completion and synchronizes read operations with CS and RD, ensuring data validity before latching.
Can the AD7472AR operate with separate analog and digital ground planes?
Yes, the AD7472AR has dedicated AGND and DGND pins, but they must be held within ±0.3 V of each other at all times - even during transients - to prevent distortion or latch-up. Best practice is a single-point star ground connection near the device with separate copper pours.
AD7472AR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 24-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 1.5M
- Number of Inputs:
- 1
- Input Type:
- Single Ended
- Data Interface:
- Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External
- Voltage - Supply, Analog:
- 2.7V ~ 5.25V
- Voltage - Supply, Digital:
- 2.7V ~ 5.25V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 24-SOIC
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD7472AR FAQ
1.How can I place an order for AD7472AR through Aetrix?
Please submit a Request for Quotation (RFQ) for AD7472AR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD7472AR reliable?
The price and inventory of AD7472AR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD7472AR is usually 5 days.
3.What payment methods are accepted for AD7472AR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD7472AR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD7472AR?
AD7472AR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD7472AR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD7472AR?
For technical support, including AD7472AR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD7472AR requirements.
6.How does Aetrix verify that AD7472AR is sourced from the original manufacturer or authorized distributors?
All AD7472AR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD7472AR meets industry standards.
7.What is the process for return or replacement of AD7472AR?
All AD7472AR units undergo pre-shipment inspection (PSI). If there is an issue with AD7472AR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD7472AR part is unused and in its original packaging.
Return procedure for AD7472AR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD7472AR Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

