Analog Devices Inc. AD7472AR-REEL7
- Part No.:
- AD7472AR-REEL7
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 24-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
AD7472AR-REEL7.pdf
- Description:
- IC ADC 12BIT SAR 24SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,257
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD7472AR-REEL7 from Analog Devices is a 12-bit, 1.5 MSPS successive approximation analog-to-digital converter (ADC) with parallel interface, 24-lead SOIC package, and dual supply operation (AVDD/DVDD = 2.7 V to 5.25 V). It features 70 dB typical SNR at 500 kHz input, 5 ns aperture delay, and 14-cycle conversion time synchronized to an external clock. It is used in high-speed data acquisition systems requiring low power and precise timing control.
For engineers reviewing the AD7472AR-REEL7 datasheet, AD7472AR-REEL7 pinout, AD7472AR-REEL7 application, or AD7472AR-REEL7 equivalent, key selection criteria include its 12-bit resolution, 1.5 MSPS throughput at 5 V, sleep-mode current of 1 µA, parallel DB0–DB11 output interface, and SOIC-24 package compatibility with industrial temperature range (–40°C to +85°C).
Technical Context
The AD7472AR-REEL7 implements a standard successive approximation register (SAR) architecture with track-and-hold amplifier, no pipeline latency, and precise sampling controlled by the falling edge of CONVST. Conversion timing is fully determined by an externally supplied clock (up to 26 MHz at 5 V), enabling flexible throughput/power trade-offs.
It uses separate analog (AVDD/AGND) and digital (DVDD/DGND) supplies with strict ±0.3 V inter-supply tolerance, and supports independent VDRIVE (2.7 V to 5.25 V) for level-shifted 3 V/5 V logic interfacing. The BUSY signal provides unambiguous conversion status, and auto-sleep mode activates when CONVST remains low after conversion completion.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12 bits - guarantees full-scale quantization with ≤1 LSB DNL (B version) and no missing codes to 12 bits. |
| Throughput Rate | 1.5 MSPS max at 5 V - enables real-time digitization of signals up to ~700 kHz Nyquist bandwidth. |
| SNR | 70 dB typ at 500 kHz input - supports high-fidelity measurement of medium-frequency analog waveforms. |
| Aperture Jitter | 15 ps typ - limits sampling uncertainty, critical for maintaining SNR at high input frequencies. |
| Power Dissipation | 8.7 mW typ at 1.5 MSPS / 5 V - balances speed and efficiency for battery-sensitive or thermally constrained designs. |
| Sleep Current | 1 µA max - allows ultra-low-power standby between conversions in intermittent acquisition systems. |
| Conversion Time | 14 CLK IN cycles - deterministic latency simplifies timing budgeting in synchronous microprocessor interfaces. |
Pinout & Package
AD7472AR-REEL7 is housed in a 24-lead SOIC (R-24) package with standard JEDEC MS-013AC footprint, 1.27 mm pitch, and thermal impedance θJA = 75°C/W. Pin 1 is marked with a notch or dot; pins are numbered counterclockwise.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12 | DB0–DB11 (LSB to MSB) | Three-state parallel data outputs; output voltage level set by VDRIVE; driven only when CS and RD are both low. |
| 13 | CS | Chip select input; active-low; interchangeable with RD; can be hardwired low for continuous bus access. |
| 14 | RD | Read strobe input; active-low; controls data bus enable with CS; falling edge latches conversion result. |
| 15 | CONVST | Conversion start trigger; falling edge initiates sampling and conversion; low hold enables auto-sleep mode. |
| 16 | CLK IN | Master clock input; determines conversion rate (14 cycles); three-stated when idle to prevent clock feedthrough. |
| 17 | BUSY | Open-drain status output; high during conversion; falls 531.66 ns after CONVST (26 MHz clk) to signal completion. |
| 18 | VIN | Analog input; single-ended, 0 V to REF IN range; 33 pF input capacitance; high DC impedance. |
| 19 | AGND | Analog ground reference; must be within ±0.3 V of DGND; decoupling required near AVDD pin. |
| 20 | DGND | Digital ground reference; shared return for DVDD and logic I/O; requires low-inductance connection to AGND. |
| 21 | AVDD | Analog supply (2.7 V–5.25 V); powers T/H amplifier and core ADC; must match DVDD within ±0.3 V. |
| 22 | VDRIVE | Output driver supply (2.7 V–5.25 V); sets VOH = VDRIVE – 0.2 V; enables mixed-voltage system interfacing. |
| 23 | REF IN | External 2.5 V ±1% reference input; defines full-scale range; 10/20 pF input capacitance in track/hold mode. |
| 24 | DVDD | Digital supply (2.7 V–5.25 V); powers logic circuitry and output drivers; must match AVDD within ±0.3 V. |
Key Features
| Feature | Design Value |
|---|---|
| No pipeline delay | True SAR architecture ensures deterministic, single-shot conversion with no latency stacking across samples. |
| Flexible power/throughput management | Throughput scales linearly with external clock frequency; sleep mode reduces average current to 124 µA at 100 kSPS. |
| Independent VDRIVE supply | Allows AVDD/DVDD to run at 5 V for optimal analog performance while interfacing to 3 V logic without level shifters. |
| Guaranteed no missing codes | B-version guarantee of no missing codes to 12 bits ensures monotonicity and simplifies calibration in closed-loop systems. |
| Low aperture jitter (15 ps) | Minimizes sampling-time uncertainty, preserving dynamic performance up to 500 kHz input frequency. |
Applications
| Industrial Data Acquisition | Motor Control Feedback |
|---|---|
|
Use Scenario: Digitizing sensor outputs (e.g., current shunt, resolver, or encoder signals) in PLCs and motion controllers operating at ambient temperatures up to +85°C. IC Role / Device Role / Timing Role: Primary high-speed ADC capturing position, velocity, and phase information with sub-microsecond timing precision via CONVST/BUSY handshake. Use Value: 12-bit resolution and 1.5 MSPS throughput enable accurate torque estimation and field-oriented control loop closure at >20 kHz update rates. |
Use Scenario: Real-time sampling of motor phase currents in three-phase inverter drives using isolated amplifiers and anti-alias filtering. IC Role / Device Role / Timing Role: Synchronized sampling node triggered by PWM timer outputs; BUSY signal coordinates DMA transfers to microcontroller memory. Use Value: 70 dB SNR and 15 ps aperture jitter preserve current measurement fidelity critical for low-torque ripple and efficient commutation. |
| Medical Instrumentation | Test & Measurement Equipment |
|
Use Scenario: Signal conditioning path in portable ECG or EEG monitors requiring low power, high linearity, and clinical-grade accuracy. IC Role / Device Role / Timing Role: Front-end digitizer for biopotential amplifiers; operates in auto-sleep mode between heartbeat-triggered acquisitions. Use Value: 1 µA sleep current extends battery life; guaranteed no missing codes ensures reliable R-wave detection without interpolation artifacts. |
Use Scenario: Embedded digitizer in benchtop oscilloscopes or spectrum analyzers where board space and thermal dissipation are constrained. IC Role / Device Role / Timing Role: High-fidelity acquisition channel supporting multi-channel interleaving; parallel interface minimizes FPGA resource usage. Use Value: 24-lead SOIC package enables compact layout; 8.7 mW typical power avoids local hot spots in densely packed signal chains. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 12-bit SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7472BR-REEL7 | B-version offers ±0.9 LSB DNL (vs. ±1.8 LSB for A-version), guaranteed no missing codes to 12 bits, same SOIC-24 package and pinout. | Required for applications demanding monotonicity over full temperature range (–40°C to +85°C) without calibration. | Select AD7472BR-REEL7 when 12-bit monotonicity is mandatory; AD7472AR-REEL7 suffices for cost-sensitive designs where ±1.8 LSB DNL is acceptable. |
| ADS7822U | 12-bit, 200 kSPS, SPI interface, single 5 V supply, 8-pin SOIC; lacks parallel bus, sleep mode, and VDRIVE flexibility. | Suitable for lower-speed, space-constrained, or microcontroller-native SPI systems-no external logic needed for interface. | Choose ADS7822U for simplicity and footprint reduction at reduced speed; AD7472AR-REEL7 is preferred for high-throughput parallel interfacing. |
Compared with AD7472BR-REEL7, AD7472AR-REEL7 trades guaranteed 12-bit monotonicity for lower cost and broader availability; versus ADS7822U, it delivers 7.5× higher throughput and hardware-level timing control but requires more PCB area and interface logic.
Availability
AD7472AR-REEL7 is available at Aetrix Electronics and suitable for industrial data acquisition, motor control feedback, medical instrumentation, and test & measurement equipment requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for AD7472AR-REEL7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The AD7470/AD7472 product line was designed for high-speed, low-power data acquisition in industrial, medical, and instrumentation systems where deterministic timing, parallel interface efficiency, and supply flexibility are critical.
FAQ
What is the maximum clock frequency supported by AD7472AR-REEL7?
The AD7472AR-REEL7 supports up to 26 MHz CLK IN frequency when operated at 5 V supply (VDD = 4.75 V to 5.25 V), enabling its maximum throughput of 1.5 MSPS. At 3 V, the maximum clock is 20 MHz for 1.2 MSPS operation. Exceeding these frequencies may cause timing violations or conversion errors.
Does AD7472AR-REEL7 require an external reference voltage?
Yes, AD7472AR-REEL7 requires an external 2.5 V ±1% reference applied to the REF IN pin. The device does not include an internal reference; accuracy and stability of the external reference directly determine full-scale error and gain drift performance.
Can AD7472AR-REEL7 interface directly with 3 V logic while running on 5 V supplies?
Yes, AD7472AR-REEL7 supports this configuration via the VDRIVE pin. When VDRIVE = 3 V and AVDD/DVDD = 5 V, the parallel outputs (DB0–DB11) swing between 0 V and 2.8 V, ensuring safe, rail-to-rail compatibility with 3 V CMOS inputs without external level shifters.
What is the purpose of the BUSY signal in AD7472AR-REEL7?
The BUSY signal in AD7472AR-REEL7 is a dedicated status output that goes high on the falling edge of CONVST and returns low 531.66 ns later (at 26 MHz CLK IN) to indicate conversion completion. It enables precise, hardware-synchronized data capture without polling or fixed delays.
Is AD7472AR-REEL7 pin-compatible with AD7472BR-REEL7?
Yes, AD7472AR-REEL7 and AD7472BR-REEL7 share identical SOIC-24 packaging, pin assignment, electrical interface, and timing behavior. They differ only in DC accuracy specifications (DNL, INL) and monotonicity guarantee-not in physical or functional compatibility.
AD7472AR-REEL7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 24-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 1.5M
- Number of Inputs:
- 1
- Input Type:
- Single Ended
- Data Interface:
- Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External
- Voltage - Supply, Analog:
- 2.7V ~ 5.25V
- Voltage - Supply, Digital:
- 2.7V ~ 5.25V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 24-SOIC
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD7472AR-REEL7 FAQ
1.How can I place an order for AD7472AR-REEL7 through Aetrix?
Please submit a Request for Quotation (RFQ) for AD7472AR-REEL7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD7472AR-REEL7 reliable?
The price and inventory of AD7472AR-REEL7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD7472AR-REEL7 is usually 5 days.
3.What payment methods are accepted for AD7472AR-REEL7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD7472AR-REEL7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD7472AR-REEL7?
AD7472AR-REEL7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD7472AR-REEL7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD7472AR-REEL7?
For technical support, including AD7472AR-REEL7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD7472AR-REEL7 requirements.
6.How does Aetrix verify that AD7472AR-REEL7 is sourced from the original manufacturer or authorized distributors?
All AD7472AR-REEL7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD7472AR-REEL7 meets industry standards.
7.What is the process for return or replacement of AD7472AR-REEL7?
All AD7472AR-REEL7 units undergo pre-shipment inspection (PSI). If there is an issue with AD7472AR-REEL7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD7472AR-REEL7 part is unused and in its original packaging.
Return procedure for AD7472AR-REEL7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD7472AR-REEL7 Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

