Analog Devices Inc. AD7472BR
- Part No.:
- AD7472BR
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 24-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
AD7472BR.pdf
- Description:
- IC ADC 12BIT PARALLEL 24-SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,394
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD7472BR from Analog Devices is a 12-bit, 1.5 MSPS high-speed successive approximation ADC with parallel interface, operating from a single 2.7 V to 5.25 V supply and consuming just 4.5 mW at 3 V. It features 70 dB typical SNR at 500 kHz input, ±1 LSB max integral nonlinearity (B-grade), and 24-lead SOIC packaging - used in precision data acquisition systems requiring low-latency, no-pipeline-delay conversion.
For engineers reviewing the AD7472BR datasheet, AD7472BR pinout, AD7472BR application, or AD7472BR equivalent, key selection considerations include its 12-bit resolution, 1.5 MSPS throughput at 5 V, B-grade DC accuracy (±1 LSB INL), sleep-mode current of 1 µA, and compatibility with external 2.5 V reference and flexible VDRIVE for mixed-voltage interfacing.
Technical Context
The AD7472BR implements a track-and-hold amplifier followed by a 12-bit successive approximation register (SAR) core, with conversion initiated on the falling edge of CONVST and completed in exactly 14 CLK IN cycles. Its BUSY signal asserts for the full conversion duration and deasserts 531.66 ns after CONVST (at 26 MHz clock), enabling precise timing control without pipeline latency.
It supports dual-supply separation (AVDD/DVDD ≤ 0.3 V differential), independent VDRIVE (2.7–5.25 V) for output driver level setting, and auto-sleep mode triggered by sustained low CONVST - reducing average current to 124 µA at 100 kSPS/3 V. Reference is externally applied to REF IN (2.5 V ±1%), and analog input range is 0 V to REF IN.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit - delivers 4096 discrete digital codes for high-fidelity signal digitization in instrumentation and control loops. |
| Throughput Rate | 1.5 MSPS at 5 V / 1.2 MSPS at 3 V - enables real-time sampling of signals up to ~600 kHz Nyquist bandwidth. |
| SINAD | 69 dB typ at 500 kHz input - ensures >11.2 ENOB for accurate representation of dynamic signals in motor control feedback. |
| Integral Nonlinearity | ±1 LSB max (B grade) - guarantees monotonicity and <0.024% full-scale error for calibration-critical sensor interfaces. |
| Power Dissipation | 4.5 mW at 3 V / 12 mW at 5 V - allows thermally constrained embedded designs without active cooling. |
| Sleep Current | 1 µA max - supports ultra-low-power wake-on-event architectures in battery-powered DAQ nodes. |
| Aperture Jitter | 15 ps typ - limits sampling uncertainty to <0.03% of 1.5 MSPS period, preserving SNR in high-frequency acquisition. |
Pinout & Package
AD7472BR is housed in a 24-lead SOIC (R-24) package with standard JEDEC MS-013AC footprint, 0.3-inch body width, and 1.27 mm pitch. Thermal impedance θJA = 75°C/W enables operation up to +85°C ambient with minimal heatsinking.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CONVST | Conversion Start Input | Falling-edge-triggered control that initiates sample-and-hold hold mode and starts SAR conversion - supports precise synchronous sampling with microsecond-level timing budget. |
| BUSY | Conversion Status Output | Active-high open-drain signal indicating conversion in progress; falls 531.66 ns after CONVST (26 MHz) to signal result availability - eliminates need for polling or fixed delays. |
| CS / RD | Parallel Interface Control | Interchangeable active-low inputs enabling read access to DB0–DB11; both can be hardwired low for continuous bus output - simplifies FPGA/microcontroller glue logic. |
| DB0–DB11 | 12-Bit Parallel Data Outputs | Three-state outputs driven by VDRIVE voltage - allow direct interfacing to 3 V or 5 V logic families independent of AVDD/DVDD supplies. |
| REF IN | External Reference Input | Accepts 2.5 V ±1% reference only - mandates use of precision external reference (e.g., ADR3425) for guaranteed DC accuracy specs. |
| VDRIVE | Digital Output Driver Supply | Separate supply pin setting VOH = VDRIVE – 0.2 V - enables mixed-voltage system integration (e.g., 5 V ADC core + 3.3 V processor interface). |
Key Features
| Feature | Design Value |
|---|---|
| No pipeline delay | True SAR architecture delivers deterministic 14-cycle conversion time - enables closed-loop control with known, fixed latency (e.g., 532 ns at 26 MHz). |
| Auto-sleep mode | Automatic entry into 1 µA sleep state when CONVST remains low post-conversion - reduces average power by >99% during idle periods in intermittent sampling applications. |
| Flexible supply partitioning | Independent AVDD, DVDD, and VDRIVE rails with ≤0.3 V inter-rail tolerance - permits optimized noise isolation (e.g., separate analog/digital LDOs) while maintaining timing integrity. |
| Guaranteed no missing codes | Specified for 12-bit monotonicity (B grade) - ensures reliable detection of small signal transitions in overload protection and fault-monitoring circuits. |
| High input bandwidth | 20 MHz full-power bandwidth - supports accurate digitization of fast transients in power quality monitoring and ultrasonic sensing front-ends. |
Applications
| Industrial Process Monitoring | Motor Phase Current Sensing |
|---|---|
Use Scenario: Continuous sampling of 4–20 mA loop signals and thermocouple outputs in PLC analog input modules. IC Role / Device Role / Timing Role: Primary 12-bit ADC digitizing conditioned sensor outputs with 1.5 MSPS throughput and deterministic latency for real-time alarm triggering. Use Value: ±1 LSB INL ensures <0.025% full-scale linearity error across temperature, eliminating recalibration drift in field-deployed systems. | Use Scenario: Isolated current measurement in three-phase inverter drives using shunt resistors and sigma-delta modulator pre-conditioning. IC Role / Device Role / Timing Role: High-speed parallel-output ADC capturing synchronized phase currents with sub-microsecond timing alignment via CONVST/BUSY handshake. Use Value: 70 dB SNR at 500 kHz preserves resolution of low-amplitude ripple components critical for torque ripple analysis and FOC algorithm fidelity. |
| Portable Medical Instrumentation | Test & Measurement Front-Ends |
Use Scenario: Battery-powered ECG/EEG signal acquisition where low power and high SNR are co-optimized. IC Role / Device Role / Timing Role: Low-noise 12-bit converter operating in auto-sleep mode between heartbeat-triggered bursts, minimizing average current draw. Use Value: 1 µA sleep current extends battery life to >1 year in intermittent-use devices, while 12-bit resolution captures microvolt-level bio-potentials. | Use Scenario: Modular digitizer cards in automated test equipment requiring fast parallel data transfer to FPGA-based capture engines. IC Role / Device Role / Timing Role: High-throughput ADC interfacing directly to LVCMOS bus with CS/RD handshaking - avoids FIFO buffering and latency jitter. Use Value: 14-cycle fixed conversion time enables cycle-accurate timestamping of sampled events, supporting jitter-sensitive parametric testing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 12-bit high-speed parallel ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7472AR | A-grade version with ±2 LSB INL (vs. ±1 LSB for AD7472BR); identical pinout, timing, and package. | Suitable for cost-sensitive industrial applications where ±2 LSB linearity is acceptable. | Select AD7472AR when full B-grade accuracy is unnecessary and lower unit cost is prioritized. |
| AD7472BRU | TSSOP-24 package (RU-24) instead of SOIC-24 (R-24); same electrical specs and B-grade performance. | Preferred for space-constrained PCB layouts requiring smaller footprint and lower profile. | Choose AD7472BRU when board area or height restrictions prohibit SOIC packaging. |
Compared with AD7472AR, the AD7472BR provides tighter DC accuracy for calibration-critical systems; compared with AD7472BRU, it offers higher thermal dissipation (θJA = 75°C/W vs. 115°C/W) and easier manual soldering - making AD7472BR optimal for thermally demanding or low-volume production environments.
Availability
AD7472BR is available at Aetrix Electronics and suitable for industrial process monitoring, motor control feedback, portable medical instrumentation, and test & measurement front-ends requiring stable component supply, long-term lifecycle support, and guaranteed B-grade specifications.
Supply support for AD7472BR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The AD7472BR belongs to the AD7470/AD7472 family of low-power, high-speed parallel-output SAR ADCs designed for applications demanding deterministic latency, wide input bandwidth, and flexible power management in industrial and instrumentation systems.
FAQ
What is the maximum clock frequency supported by the AD7472BR?
The AD7472BR supports a maximum CLK IN frequency of 26 MHz at 5 V and 20 MHz at 3 V, as specified for B-grade operation. At 26 MHz, the 14-cycle conversion time yields a 1.5 MSPS throughput rate. Exceeding these frequencies may violate timing margins and degrade AC performance such as SINAD and SFDR. The AD7472BR datasheet explicitly defines these limits under "AD7472–SPECIFICATIONS" for B Version.
Does the AD7472BR require an external reference, and what voltage is required?
Yes, the AD7472BR requires an external reference applied to the REF IN pin. The specified reference voltage is 2.5 V ±1% for guaranteed DC accuracy and dynamic performance. Using a reference outside this tolerance - such as 3.3 V or 5 V - invalidates all published specifications including INL, SNR, and THD. The AD7472BR does not include an internal reference; reference stability and noise directly impact overall system accuracy.
How does the auto-sleep mode function on the AD7472BR?
The AD7472BR enters auto-sleep mode automatically when the CONVST pin remains low after conversion completes and BUSY goes low. In this state, quiescent current drops to 1 µA max. A rising edge on CONVST wakes the device within 1 µs typical, after which it resumes normal operation. This behavior is inherent to the AD7472BR's control logic and requires no software configuration - ideal for burst-mode acquisition in energy-constrained systems.
What is the purpose of the VDRIVE pin on the AD7472BR?
The VDRIVE pin on the AD7472BR sets the high-level output voltage (VOH = VDRIVE – 0.2 V) for the DB0–DB11 parallel data outputs. It allows independent scaling of digital output levels - for example, running AVDD/DVDD at 5 V for optimal analog performance while interfacing to a 3.3 V FPGA or microcontroller via VDRIVE = 3.3 V. This decoupling prevents level-shifter components and simplifies mixed-voltage system design.
Is the AD7472BR pin-compatible with other members of the AD7470/AD7472 family?
Yes, the AD7472BR is pin-compatible with all AD7472 variants (e.g., AD7472AR, AD7472BRU, AD7472YR) in the same package type (R-24 SOIC). It shares identical pin functions, timing, and electrical characteristics with those variants. However, it is not pin-compatible with AD7470-series parts (10-bit), as they feature DB0–DB9 outputs only and different internal timing - attempting substitution would cause bus contention and incorrect data reads.
AD7472BR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 24-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 1.5M
- Number of Inputs:
- -
- Input Type:
- -
- Data Interface:
- Parallel
- Configuration:
- -
- Ratio - S/H:ADC:
- -
- Number of A/D Converters:
- 1
- Architecture:
- -
- Reference Type:
- -
- Voltage - Supply, Analog:
- -
- Voltage - Supply, Digital:
- -
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 24-SOIC
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD7472BR FAQ
1.How can I place an order for AD7472BR through Aetrix?
Please submit a Request for Quotation (RFQ) for AD7472BR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD7472BR reliable?
The price and inventory of AD7472BR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD7472BR is usually 5 days.
3.What payment methods are accepted for AD7472BR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD7472BR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD7472BR?
AD7472BR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD7472BR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD7472BR?
For technical support, including AD7472BR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD7472BR requirements.
6.How does Aetrix verify that AD7472BR is sourced from the original manufacturer or authorized distributors?
All AD7472BR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD7472BR meets industry standards.
7.What is the process for return or replacement of AD7472BR?
All AD7472BR units undergo pre-shipment inspection (PSI). If there is an issue with AD7472BR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD7472BR part is unused and in its original packaging.
Return procedure for AD7472BR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD7472BR Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

