Analog Devices Inc. AD7472BR-REEL7
- Part No.:
- AD7472BR-REEL7
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 24-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
AD7472BR-REEL7.pdf
- Description:
- IC ADC 12BIT SAR 24SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,170
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD7472BR-REEL7 from Analog Devices is a 12-bit, 1.5 MSPS high-speed successive approximation ADC with parallel interface, operating from a single 2.7 V to 5.25 V supply and consuming only 4.5 mW at 3 V. It features 70 dB typical SNR at 500 kHz input, 20 MHz full-power bandwidth, and external 2.5 V reference support. It is used in high-throughput data acquisition systems requiring low-latency, no-pipeline-delay conversion.
For engineers reviewing the AD7472BR-REEL7 datasheet, AD7472BR-REEL7 pinout, AD7472BR-REEL7 application, or AD7472BR-REEL7 equivalent, this page delivers verified specifications, SOIC-24 package layout, real-world timing behavior (e.g., 531.66 ns CONVST-to-BUSY delay at 26 MHz), and validated alternative options for industrial sensor interfaces and embedded instrumentation.
Technical Context
The AD7472BR-REEL7 implements a standard successive approximation register (SAR) architecture with integrated track-and-hold, enabling precise sampling control via the falling edge of CONVST and deterministic completion signaled by BUSY. Its 14-clock-cycle conversion time (at up to 26 MHz CLK IN) and 135 ns acquisition time ensure tight timing predictability without pipeline latency.
All digital outputs (DB0–DB11) are three-state, driven by VDRIVE (2.7 V to 5.25 V), allowing independent logic-level interfacing-e.g., 5 V AVDD/DVDD for analog performance while driving 3 V microcontroller buses. The part supports auto-sleep mode triggered by sustained low CONVST, achieving 1 µA max sleep current.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit-guarantees no missed codes to 11 bits (A/B version), supporting precise measurement of small signal variations in sensor front-ends. |
| Throughput Rate | 1.5 MSPS max at 5 V / 1.2 MSPS at 3 V-enables real-time capture of fast transients in motor control or power quality monitoring. |
| SNR | 70 dB typ at 500 kHz-ensures clean digitization of medium-frequency analog signals such as audio-band sensor outputs. |
| Power Dissipation | 4.5 mW max at 3 V-reduces thermal load and simplifies power budgeting in space-constrained industrial modules. |
| Aperture Jitter | 15 ps typ-limits sampling uncertainty, preserving dynamic performance for high-fidelity signal reconstruction. |
| Integral Nonlinearity | ±1 LSB max (B version)-maintains end-point accuracy critical for closed-loop feedback calibration in precision instrumentation. |
| Full Power Bandwidth | 20 MHz @ 3 dB-supports accurate digitization of signals up to ~3 MHz without significant amplitude roll-off. |
Pinout & Package
AD7472BR-REEL7 is housed in a 24-lead SOIC (R-24) package with standard 0.3-inch body width and 1.27 mm pitch. Pin 1 is marked by a beveled corner or dot; pins are numbered counterclockwise.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12 | DB0 (LSB) to DB11 (MSB) | Three-state parallel output bus-data valid after falling edges of CS and RD; level set by VDRIVE for mixed-voltage interfacing. |
| 13 | CS | Active-low chip select-can be hardwired low to simplify interface; shares internal AND gate with RD. |
| 14 | RD | Active-low read strobe-synchronized with CS to latch conversion result onto DB[0:11]; interchangeable with CS. |
| 15 | CONVST | Falling-edge-triggered conversion start-also controls track/hold mode transition and enables auto-sleep on sustained low. |
| 16 | CLK IN | Master clock input-determines throughput (14 cycles/conversion); high-impedance when idle (three-state). |
| 17 | BUSY | Open-drain status indicator-goes high at CONVST fall and low 531.66 ns later (26 MHz, 5 V), signaling result readiness. |
| 18 | VIN | Single-ended analog input-0 V to REF IN range; 33 pF input capacitance requires careful driver design for settling. |
| 19 | DGND | Digital ground reference-must be tied to AGND within ±0.3 V to prevent noise coupling into analog section. |
| 20 | AGND | Analog ground reference-reference for VIN, REF IN, and all analog circuitry; requires separate low-impedance path. |
| 21 | DVDD | Digital supply (2.7–5.25 V)-powers logic core; must match AVDD within ±0.3 V to avoid latch-up risk. |
| 22 | AVDD | Analog supply (2.7–5.25 V)-powers SAR, T/H, and reference buffer; requires local 0.1 µF + 10 µF decoupling to AGND. |
| 23 | VDRIVE | Output driver supply (2.7–5.25 V)-sets VOH level independently; enables 5 V analog performance with 3 V logic interfacing. |
| 24 | REF IN | External 2.5 V ±1% reference input-defines full-scale range; 10/20 pF input capacitance affects reference stability. |
Key Features
| Feature | Design Value |
|---|---|
| No pipeline delay | True SAR architecture ensures deterministic, one-shot conversion-critical for time-critical control loops where latency must be bounded and repeatable. |
| Flexible power/throughput management | Throughput scales linearly with external CLK IN frequency; auto-sleep mode reduces average current to 124 µA at 100 kSPS (3 V), extending battery life. |
| Independent VDRIVE supply | Decouples output logic voltage from AVDD/DVDD-allows simultaneous optimization of analog SNR (5 V AVDD) and digital compatibility (3 V VDRIVE). |
| Guaranteed no missed codes | Specified to 11 bits (B version) ensures monotonicity across full range-essential for position encoders and safety-critical feedback paths. |
| Low aperture jitter (15 ps) | Minimizes sampling-time uncertainty, preserving effective resolution at higher input frequencies-key for undersampling applications. |
Applications
| Industrial Data Acquisition | Motor Control Feedback |
|---|---|
|
Use Scenario: High-channel-count PLC analog input modules capturing voltage/current from field sensors at ≥1 MSPS per channel. IC Role / Device Role / Timing Role: Primary ADC for isolated analog front-end; initiates conversion on synchronized CONVST pulses from FPGA timer. Use Value: 1.5 MSPS throughput and 70 dB SNR enable simultaneous sampling of multiple 4–20 mA loops without aliasing or gain drift. |
Use Scenario: Real-time rotor position and phase current sensing in servo drives using space-vector modulation. IC Role / Device Role / Timing Role: Synchronized dual-channel sampling node-VIN captures current shunt voltage; BUSY triggers PWM update. Use Value: 531.66 ns fixed CONVST-to-BUSY delay allows precise timing alignment between current measurement and gate drive switching. |
| Portable Test Equipment | Power Quality Monitoring |
|
Use Scenario: Handheld oscilloscope/multimeter hybrids digitizing AC line signals up to 100 kHz with battery operation. IC Role / Device Role / Timing Role: Low-power ADC subsystem-enters auto-sleep between trigger events; wakes on rising CONVST edge. Use Value: 124 µA average current at 100 kSPS (3 V) extends runtime >8 hours on single Li-ion cell without compromising 12-bit resolution. |
Use Scenario: Three-phase energy meters detecting harmonics, flicker, and transients per IEC 61000-4-30 Class A. IC Role / Device Role / Timing Role: High-fidelity front-end digitizer-20 MHz bandwidth captures 50th harmonic (2.5 kHz) with margin. Use Value: 70 dB SNR at 500 kHz and –86 dB SFDR ensure accurate THD calculation and compliance-grade waveform analysis. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 12-bit SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7472AR-REEL7 | Same 12-bit SAR core, SOIC-24, 1.5 MSPS, but A-grade (±2 LSB INL vs. ±1 LSB for B-grade). | Suitable for cost-sensitive industrial designs where ±2 LSB INL is acceptable; lacks tighter B-version monotonicity guarantee. | Select AD7472AR-REEL7 if system-level calibration compensates for higher INL; prefer AD7472BR-REEL7 for uncalibrated precision. |
| ADS7822U | 12-bit, 200 kSPS, SPI interface, 3.3 V only, no VDRIVE pin-lower speed, serial-only, fixed I/O voltage. | Applicable in low-throughput, space-constrained designs where PCB area savings from SPI outweigh parallel interface benefits. | Choose ADS7822U only when throughput <200 kSPS suffices and board layout favors serial routing over 12-bit bus width. |
Compared with AD7472AR-REEL7, AD7472BR-REEL7 offers superior integral nonlinearity (±1 LSB vs. ±2 LSB) for calibrated systems, while ADS7822U trades speed and interface flexibility for compactness and lower pin count-making AD7472BR-REEL7 optimal for high-fidelity, timing-critical parallel-bus architectures.
Availability
AD7472BR-REEL7 is available at Aetrix Electronics and suitable for industrial data acquisition, motor control feedback, and portable test equipment requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for AD7472BR-REEL7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The AD7472BR-REEL7 belongs to Analog Devices' precision SAR ADC product line, engineered for applications demanding high speed, low power, and deterministic timing-especially in industrial automation and instrumentation where pipeline-free latency and guaranteed monotonicity are essential.
FAQ
What is the maximum clock frequency supported by AD7472BR-REEL7?
The AD7472BR-REEL7 supports up to 26 MHz CLK IN at 5 V and 20 MHz at 3 V, as specified for B-version operation. At 26 MHz, conversion completes in 14 clock cycles (531.66 ns), enabling its rated 1.5 MSPS throughput. Exceeding these frequencies may violate timing margins and degrade DC accuracy or dynamic performance.
Does AD7472BR-REEL7 require an external reference, and what tolerance is specified?
Yes, AD7472BR-REEL7 requires an external 2.5 V reference applied to the REF IN pin. For full specification compliance-including SNR, INL, and THD-the reference must be stable within ±1% of 2.5 V. Deviations beyond this range directly scale full-scale error and reduce effective resolution.
Can AD7472BR-REEL7 interface directly with a 3 V microcontroller while using 5 V analog supplies?
Yes. AD7472BR-REEL7 supports independent VDRIVE (2.7–5.25 V) for its DB[0:11] outputs. With AVDD = DVDD = 5 V and VDRIVE = 3 V, it delivers VOH ≈ 2.8 V and VOL ≤ 0.4 V-fully compatible with 3 V CMOS logic inputs, while maintaining optimal analog performance.
What is the guaranteed no-missed-codes performance of AD7472BR-REEL7?
The AD7472BR-REEL7 (B version) guarantees no missed codes to 12 bits, as confirmed in its datasheet's DC Accuracy table. This ensures strictly monotonic transfer function across the full 0–4095 code range-critical for closed-loop control and absolute position sensing where code gaps cause instability.
How does the auto-sleep mode function in AD7472BR-REEL7?
In auto-sleep mode, AD7472BR-REEL7 enters low-power state automatically when CONVST remains low after BUSY goes low. Wake-up occurs on the next rising edge of CONVST, with typical 1 µs wake-up time. At 100 kSPS and 3 V, this reduces average current to 124 µA-ideal for battery-powered burst-sampling applications.
AD7472BR-REEL7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 24-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 1.5M
- Number of Inputs:
- 1
- Input Type:
- Single Ended
- Data Interface:
- Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External
- Voltage - Supply, Analog:
- 2.7V ~ 5.25V
- Voltage - Supply, Digital:
- 2.7V ~ 5.25V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 24-SOIC
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD7472BR-REEL7 FAQ
1.How can I place an order for AD7472BR-REEL7 through Aetrix?
Please submit a Request for Quotation (RFQ) for AD7472BR-REEL7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD7472BR-REEL7 reliable?
The price and inventory of AD7472BR-REEL7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD7472BR-REEL7 is usually 5 days.
3.What payment methods are accepted for AD7472BR-REEL7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD7472BR-REEL7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD7472BR-REEL7?
AD7472BR-REEL7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD7472BR-REEL7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD7472BR-REEL7?
For technical support, including AD7472BR-REEL7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD7472BR-REEL7 requirements.
6.How does Aetrix verify that AD7472BR-REEL7 is sourced from the original manufacturer or authorized distributors?
All AD7472BR-REEL7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD7472BR-REEL7 meets industry standards.
7.What is the process for return or replacement of AD7472BR-REEL7?
All AD7472BR-REEL7 units undergo pre-shipment inspection (PSI). If there is an issue with AD7472BR-REEL7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD7472BR-REEL7 part is unused and in its original packaging.
Return procedure for AD7472BR-REEL7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD7472BR-REEL7 Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

