My Inquiry
My Account
Analog Devices Inc. AD7472YR-REEL
- Part No.:
- AD7472YR-REEL
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 24-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
AD7472YR-REEL.pdf
- Description:
- IC ADC 12BIT SAR 24SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:4,657
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD7472YR-REEL from Analog Devices is a 12-bit, 1.2 MSPS high-speed successive approximation ADC in 24-lead SOIC package, operating from 2.7 V to 5.25 V supply with 4.5 mW typical power at 3 V. It features 70 dB SNR at 500 kHz input, 20 MHz full-power bandwidth, and supports industrial temperature range (–40°C to +125°C). It is used in precision data acquisition systems requiring low-latency, no-pipeline-delay conversion with external 2.5 V reference.
For engineers reviewing the AD7472YR-REEL datasheet, AD7472YR-REEL pinout, AD7472YR-REEL application, or AD7472YR-REEL equivalent, this page delivers verified specifications, real-world timing behavior (e.g., 531.66 ns CONVST-to-BUSY delay at 26 MHz), validated SOIC-24 package mapping, and confirmed alternatives for industrial-grade 12-bit parallel ADC selection.
Technical Context
The AD7472YR-REEL implements a true successive approximation register (SAR) architecture with track-and-hold front-end, delivering single-shot conversions without pipeline latency. Its 14-clock-cycle conversion time (at up to 26 MHz CLK IN) and 135–140 ns acquisition window enable deterministic timing control via CONVST, BUSY, CS, and RD signals.
It separates analog (AVDD/AGND) and digital (DVDD/DGND) domains with independent VDRIVE for output level shifting, supporting mixed-voltage interfacing (e.g., 5 V core / 3 V logic). The Y-version extends operation to +125°C with validated 875 kSPS throughput at 3 V and 1.2 MSPS at 5 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit - guarantees monotonic output with no missing codes to 11 bits (A/B versions) or 12 bits (B version); enables 1 LSB = 610 µV step size with 2.5 V reference. |
| Throughput Rate | 1.2 MSPS max at 5 V / 875 kSPS at 3 V - defines maximum sampling frequency under specified clock (20 MHz @ 5 V, 14 MHz @ 3 V) and power constraints. |
| SNR | 70 dB typ at 500 kHz input - ensures ≥11.3 effective number of bits (ENOB) for high-fidelity signal capture in wideband applications. |
| Power Dissipation | 4.5 mW max at 3 V - enables battery-powered or thermally constrained industrial sensor nodes without active cooling. |
| Aperture Jitter | 15 ps typ - limits sampling uncertainty to <0.03° phase error at 100 MHz input, preserving dynamic performance in RF-adjacent sampling. |
| Operating Temperature | –40°C to +125°C - qualified for under-hood automotive, motor drive feedback, and industrial PLC environments per Y-version specification. |
| Reference Input | 2.5 V ±1% - requires externally sourced precision reference; defines full-scale range as 0 V to 2.5 V on VIN. |
Pinout & Package
AD7472YR-REEL is housed in a 24-lead SOIC (R-24) package with standard 0.3-inch body width and 1.27 mm pitch. Pin assignments are electrically identical to AD7472AR/BR variants and validated per Analog Devices Rev. B datasheet Figure 7 (top view).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12 | DB0–DB11 | 12-bit parallel output bus (LSB to MSB); three-state controlled by CS/RD; VDRIVE sets VOH level for logic-level compatibility. |
| 13 | CS | Active-low chip select; interchangeable with RD; allows permanent low tie for continuous bus access. |
| 14 | RD | Active-low read strobe; falling edge latches conversion result onto DB[0:11] when CS is asserted. |
| 15 | CONVST | Falling-edge-triggered conversion start; initiates T/H hold mode and SAR cycle; double-function wake-up signal for sleep mode. |
| 16 | CLK IN | Asynchronous master clock input; 14 cycles required per conversion; determines throughput and power scaling. |
| 17 | BUSY | Open-drain status indicator; high during conversion; falls 531.66 ns after CONVST (26 MHz, 5 V) signaling result readiness. |
| 18 | VIN | Single-ended analog input; 0 V to REF IN range; 33 pF input capacitance requires careful driver impedance matching. |
| 19 | DGND | Digital ground reference; must be tied to AGND within 0.3 V transient delta to prevent noise coupling. |
| 20 | AGND | Analog ground reference; return path for VIN, REF IN, AVDD; requires star-point decoupling strategy. |
| 21 | REF IN | External 2.5 V reference input; ±1% tolerance required for full spec compliance; 10/20 pF input capacitance. |
| 22 | VDRIVE | Output driver supply; sets VOH = VDRIVE – 0.2 V; enables independent logic-level translation from core supplies. |
| 23 | DVDD | Digital supply (2.7–5.25 V); powers logic core and interface; must track AVDD within ±0.3 V. |
| 24 | AVDD | Analog supply (2.7–5.25 V); powers T/H, SAR, and reference buffer; requires low-noise local decoupling. |
Key Features
| Feature | Design Value |
|---|---|
| No pipeline delay | True SAR architecture delivers deterministic, single-cycle conversion with precise CONVST-synchronized sampling-enables closed-loop control with known latency. |
| Flexible power/throughput management | Externally clocked design allows linear reduction in current (e.g., 1.5 mA → 124 µA) by lowering CLK IN frequency or enabling auto-sleep mode. |
| Industrial temperature grade | Y-version qualification to +125°C ensures reliable operation in motor drives, inverters, and automotive engine control units without derating. |
| Mixed-voltage I/O support | VDRIVE pin decouples output logic levels from AVDD/DVDD, permitting 5 V ADC core interfacing directly to 3 V FPGA or microcontroller buses. |
| Low aperture jitter | 15 ps typical jitter preserves SFDR >76 dB at 100 kHz and >81 dB at 500 kHz, critical for undersampling and IF digitization. |
Applications
| Motor Phase Current Sensing | Industrial PLC Analog Input Module |
|---|---|
|
Use Scenario: Real-time sampling of shunt-based current waveforms in 3-phase inverter legs for field-oriented control (FOC). IC Role / Device Role / Timing Role: 12-bit parallel ADC capturing synchronized current samples at ≥10 kHz per phase with sub-microsecond latency. Use Value: 70 dB SNR and 20 MHz bandwidth preserve harmonic content up to 5th motor current harmonic; 1.2 MSPS throughput supports oversampling for noise shaping. |
Use Scenario: High-density analog input card acquiring 16-channel 4–20 mA or ±10 V sensor signals in programmable logic controllers. IC Role / Device Role / Timing Role: Precision SAR ADC providing isolated, calibrated channel readings with guaranteed monotonicity and no missing codes. Use Value: ±2 LSB INL and ±1.8 LSB DNL ensure <0.05% measurement linearity across –40°C to +125°C; SOIC-24 simplifies automated PCB assembly. |
| Automotive Battery Cell Monitoring | Test & Measurement Digitizer Front-End |
|
Use Scenario: High-accuracy voltage monitoring of individual Li-ion cells in EV battery packs under thermal stress. IC Role / Device Role / Timing Role: Industrial-grade ADC performing cold-junction-compensated measurements with external 2.5 V reference stability. Use Value: Y-version's +125°C rating enables direct placement near battery modules; 2.5 V reference input ensures consistent 0.1% full-scale accuracy over temperature. |
Use Scenario: Modular digitizer channel in benchtop oscilloscopes or automated test equipment requiring low-latency waveform capture. IC Role / Device Role / Timing Role: Parallel-output SAR ADC feeding FPGA-based real-time processing with zero-cycle pipeline delay. Use Value: BUSY-driven handshaking and 531.66 ns CONVST-to-data-ready timing enable tight synchronization with trigger logic and memory controllers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 12-bit parallel SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7472BRU-REEL | Same 12-bit resolution and 1.5 MSPS rate, but B-grade (–40°C to +85°C) in TSSOP-24; 1.8 LSB DNL max vs. YR's 1.8 LSB DNL max at 125°C. | Not rated for >85°C ambient; unsuitable for under-hood or high-temp industrial enclosures. | Select BRU-REEL only if board-level thermal management keeps junction <85°C and TSSOP footprint is preferred. |
| ADS8320UB | Texas Instruments 16-bit, 1 MSPS SAR ADC in SOIC-8; serial SPI interface (not parallel); 91 dB SNR; higher resolution but lower speed and different bus protocol. | Requires FPGA/microcontroller SPI peripheral and software framing; incompatible pinout and timing model. | Choose ADS8320UB only when 16-bit resolution outweighs parallel interface need and system firmware supports SPI streaming. |
Compared with AD7472BRU-REEL, the AD7472YR-REEL provides extended temperature capability without sacrificing speed or package compatibility; versus ADS8320UB, it retains parallel bus simplicity and deterministic timing but trades resolution for throughput and interface familiarity.
Availability
AD7472YR-REEL is available at Aetrix Electronics and suitable for industrial motor control, automotive battery monitoring, and high-reliability PLC analog input modules requiring stable component supply across extended temperature ranges.
Supply support for AD7472YR-REEL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The AD7470/AD7472 family was designed for high-speed, low-power data acquisition in space-constrained industrial and automotive systems where deterministic latency and wide input bandwidth are critical.
FAQ
What is the maximum clock frequency supported by AD7472YR-REEL?
The AD7472YR-REEL supports up to 20 MHz CLK IN at 5 V and 14 MHz at 3 V, as specified for the Y-version in the Rev. B datasheet. Exceeding these frequencies invalidates AC performance specs including SNR and THD, and may cause timing violations in CONVST-to-BUSY or data access windows. Always verify setup/hold times using the load circuit in Figure 1.
Does AD7472YR-REEL require an external reference voltage?
Yes, AD7472YR-REEL requires a precision 2.5 V ±1% external reference applied to the REF IN pin. The device has no internal reference; using a non-compliant reference degrades INL, gain error, and SNR. Recommended sources include ADR4525 or REF192, decoupled with 10 µF + 100 nF near REF IN.
Can AD7472YR-REEL operate with separate 5 V analog and 3 V digital supplies?
No-AVDD and DVDD must remain within ±0.3 V of each other at all times, per Absolute Maximum Ratings. However, VDRIVE can be set to 3 V independently to shift output logic levels while AVDD/DVDD run at 5 V, enabling clean interfacing to 3 V controllers without violating supply domain isolation rules.
What is the guaranteed no-missed-codes performance of AD7472YR-REEL?
The AD7472YR-REEL guarantees no missed codes to 11 bits, consistent with the A- and B-version specifications in the AD7472 datasheet. This is validated across –40°C to +125°C and ensures monotonic transfer function essential for closed-loop control and metrology applications.
How does sleep mode function on AD7472YR-REEL?
Sleep mode activates automatically when CONVST remains low after BUSY falls; wake-up occurs on the next rising edge of CONVST with 1 µs typical latency. At 100 kSPS and 3 V, average current drops to 124 µA-ideal for intermittent sensing in battery-powered condition monitoring systems using AD7472YR-REEL.
AD7472YR-REEL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 24-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 1.5M
- Number of Inputs:
- 1
- Input Type:
- Single Ended
- Data Interface:
- Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External
- Voltage - Supply, Analog:
- 2.7V ~ 5.25V
- Voltage - Supply, Digital:
- 2.7V ~ 5.25V
- Features:
- -
- Operating Temperature:
- -40°C ~ 125°C
- Supplier Device Package:
- 24-SOIC
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD7472YR-REEL FAQ
1.How can I place an order for AD7472YR-REEL through Aetrix?
Please submit a Request for Quotation (RFQ) for AD7472YR-REEL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD7472YR-REEL reliable?
The price and inventory of AD7472YR-REEL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD7472YR-REEL is usually 5 days.
3.What payment methods are accepted for AD7472YR-REEL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD7472YR-REEL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD7472YR-REEL?
AD7472YR-REEL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD7472YR-REEL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD7472YR-REEL?
For technical support, including AD7472YR-REEL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD7472YR-REEL requirements.
6.How does Aetrix verify that AD7472YR-REEL is sourced from the original manufacturer or authorized distributors?
All AD7472YR-REEL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD7472YR-REEL meets industry standards.
7.What is the process for return or replacement of AD7472YR-REEL?
All AD7472YR-REEL units undergo pre-shipment inspection (PSI). If there is an issue with AD7472YR-REEL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD7472YR-REEL part is unused and in its original packaging.
Return procedure for AD7472YR-REEL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD7472YR-REEL Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
