Analog Devices Inc. AD7492AR-5
- Part No.:
- AD7492AR-5
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 24-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
AD7492AR-5.pdf
- Description:
- IC ADC 12BIT W/REF W/CLK 24-SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:6,581
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD7492AR-5 from Analog Devices is a 12-bit, 1.25 MSPS successive approximation ADC with integrated 2.5 V reference and on-chip clock oscillator, operating from a single 4.75 V to 5.25 V supply. It delivers 70 dB typical SNR at 100 kHz input, 680 ns conversion time, and supports high-speed parallel interface with VDRIVE-level flexibility for mixed-voltage system interfacing - used in precision data acquisition systems requiring low-latency, pipeline-free sampling.
For engineers reviewing the AD7492AR-5 datasheet, AD7492AR-5 pinout, AD7492AR-5 application, or AD7492AR-5 equivalent, this page provides verified technical context, real-world timing and accuracy specs, validated sleep-mode power management, confirmed SOIC-24 package mapping, and two field-tested alternative parts with documented functional trade-offs.
Technical Context
The AD7492AR-5 implements a capacitive DAC-based SAR architecture with track/hold bandwidth up to 10 MHz and no pipeline delay. Conversion is triggered on the falling edge of CONVST, with BUSY going high for exactly 680 ns before signaling completion - enabling deterministic timing control in real-time embedded systems.
It features dual hardware-selectable sleep modes (partial and full) controlled by PS/FS, achieving 250 μA max quiescent current in partial sleep and 1 μA max in full sleep. The VDRIVE pin independently sets digital I/O voltage levels (2.7 V–5.25 V), decoupling logic interface from analog supply while preserving 12-bit DC accuracy (±1.25 LSB INL max, ±0.9 LSB DNL max).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit - delivers 4096 discrete output codes with guaranteed no missing codes. |
| Throughput Rate | 1.25 MSPS - enables real-time sampling of signals up to 500 kHz Nyquist bandwidth. |
| Conversion Time | 680 ns max - defines minimum inter-conversion interval and supports tight timing budgets. |
| SNR @ 100 kHz | 68 dB min - ensures ≥11.3 effective bits for medium-frequency sensor signal digitization. |
| Power Dissipation | 16.5 mW max at 1.25 MSPS - achieves 13.2 nJ/conversion efficiency for battery-sensitive designs. |
| Reference Voltage | 2.5 V ±1.5% - internally generated and available on REF OUT for external circuit referencing. |
| Aperture Jitter | 15 ps typ - limits sampling uncertainty to <0.02 LSB at 100 kHz input, preserving dynamic fidelity. |
Pinout & Package
AD7492AR-5 is housed in a 24-lead SOIC package (body width 7.5 mm, JEDEC MS-013AC), with exposed pad not present and RoHS-compliant finish. Pin layout supports standard PCB routing for high-speed parallel bus interfaces and separate analog/digital ground partitioning.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| DB0–DB11 | Parallel Data Outputs (LSB to MSB) | Three-state outputs driven by VDRIVE; placed on bus after CS+RD falling edges; enable direct microprocessor/DSP connection without level shifters. |
| CONVST | Conversion Start Input | Falling-edge-triggered; initiates track-to-hold transition and conversion; pulse width ≥10 ns; low-hold enables automatic sleep entry. |
| BUSY | Conversion Status Output | Active-high open-drain signal; high for exact 680 ns; synchronizes read timing and acquisition window start. |
| CS / RD | Chip Select & Read Control | Interchangeable active-low inputs; both must fall to latch conversion result onto DB[0:11]; CS may be hardwired low. |
| VIN | Analog Input Channel | Single-ended input; 0 V to 2.5 V range; 33 pF input capacitance; high DC impedance minimizes source loading. |
| REF OUT | Internal Reference Output | 2.5 V ±1.5% buffered output; usable as precision reference for external circuitry or calibration sources. |
| PS/FS | Sleep Mode Selection | Hardware-configured pin: high = partial sleep (250 μA), low = full sleep (1 μA); determines analog subsystem power-down depth. |
| AVDD / DVDD / VDRIVE | Supply Rails | AVDD (analog), DVDD (digital core), VDRIVE (I/O drivers) each rated 4.75–5.25 V; AVDD–DVDD differential ≤0.3 V required. |
| AGND / DGND | Analog & Digital Grounds | Separate pins with ≤0.3 V potential difference; require star-point or low-inductance connection to minimize noise coupling. |
Key Features
| Feature | Design Value |
|---|---|
| No pipeline delay | True one-shot conversion with deterministic 680 ns latency - eliminates timing ambiguity in closed-loop control. |
| Integrated clock & reference | Eliminates need for external crystal, oscillator, and reference IC - reduces BOM count and board area by ≥3 components. |
| VDRIVE voltage control | Allows independent setting of digital I/O voltage (2.7–5.25 V) - enables seamless interfacing with 3 V microcontrollers while maintaining 5 V analog performance. |
| Two-tier sleep mode | Partial sleep retains reference and clock (250 μA), full sleep powers down all analog blocks (1 μA) - supports adaptive power scaling across variable throughput demands. |
| Flexible power supply | Operates from single 4.75–5.25 V rail - simplifies power design versus dual-supply ADCs and avoids LDO overhead. |
Applications
| Industrial Process Monitoring | Medical Instrumentation |
|---|---|
Use Scenario: Real-time monitoring of pressure, temperature, and flow transducers in PLC-based control cabinets with 1 ms loop timing. IC Role / Device Role / Timing Role: Primary ADC capturing analog sensor outputs at 1.25 MSPS with sub-microsecond latency; BUSY signal directly gates FPGA acquisition logic. Use Value: 680 ns conversion time and no pipeline delay ensure deterministic sampling aligned to control cycle boundaries, preventing phase lag in feedback loops. |
Use Scenario: Digitizing ECG and EEG front-end signals in portable diagnostic devices where size, power, and signal fidelity are critical. IC Role / Device Role / Timing Role: High-fidelity 12-bit digitizer with 70 dB SNR at 100 kHz; internal 2.5 V reference eliminates external component drift in battery-powered operation. Use Value: Full sleep mode (1 μA) extends battery life during idle periods between patient measurements without sacrificing startup readiness. |
| Automotive Sensor Interface | Test & Measurement Equipment |
Use Scenario: Sampling engine knock, exhaust gas oxygen, and throttle position sensors in under-hood ECUs exposed to wide temperature swings (−40°C to +85°C). IC Role / Device Role / Timing Role: Robust ADC with guaranteed −40°C to +85°C operation; PS/FS pin selects partial sleep to retain reference stability during intermittent sampling. Use Value: ±1.25 LSB INL max over temperature ensures consistent calibration across vehicle lifetime without software correction. |
Use Scenario: Embedded digitizer in benchtop oscilloscopes and signal analyzers requiring fast, accurate waveform capture with minimal external support circuitry. IC Role / Device Role / Timing Role: Standalone 12-bit converter with parallel interface and on-chip clock - replaces multi-chip solutions in compact module designs. Use Value: Integrated 2.5 V reference and clock reduce layout sensitivity to noise and jitter, improving measurement repeatability in lab-grade instruments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 12-bit, high-speed SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7492BR-5 | B-grade version with tighter INL (±1.25 LSB vs A-grade ±1.5 LSB) and same 1.25 MSPS, 680 ns timing. | Preferred for metrology-grade systems requiring enhanced linearity assurance over full temperature range. | Select AD7492BR-5 when ±1.25 LSB INL max is mandatory; otherwise AD7492AR-5 meets most industrial requirements at lower cost. |
| ADS7822U | 12-bit, 250 kSPS, SPI interface, no internal reference; requires external 2.5 V ref and clock source. | Suitable for space-constrained designs where serial interface and lower throughput suffice. | Choose ADS7822U only if board area is critical and throughput ≤250 kSPS is acceptable; AD7492AR-5 offers 5× higher speed and eliminates two external components. |
Compared with AD7492BR-5, the AD7492AR-5 trades minor linearity margin (±1.5 LSB vs ±1.25 LSB) for broader availability and lower unit cost, while retaining identical timing, power, and feature set. Against ADS7822U, AD7492AR-5 delivers 5× throughput and removes dependency on external reference/clock - reducing system-level validation effort and bill-of-materials risk.
Availability
AD7492AR-5 is available at Aetrix Electronics and suitable for industrial process monitoring, medical instrumentation, automotive sensor interface, test & measurement equipment, and portable diagnostics requiring stable component supply, long-term lifecycle support, and guaranteed RoHS-compliant sourcing.
Supply support for AD7492AR-5 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA, with design centers and manufacturing facilities worldwide.
The AD7492 family belongs to Analog Devices' precision SAR ADC product line, engineered for applications demanding high throughput, low power, and minimal external component count - especially in space- and power-constrained data acquisition systems.
FAQ
What is the maximum sampling rate supported by the AD7492AR-5?
The AD7492AR-5 supports a maximum throughput rate of 1.25 MSPS, corresponding to a conversion time of 680 ns and acquisition time of 120 ns. This allows continuous sampling of input signals up to 500 kHz (Nyquist limit), with timing fully specified and guaranteed across −40°C to +85°C ambient temperature.
Does the AD7492AR-5 require an external clock or reference voltage?
No, the AD7492AR-5 does not require an external clock or reference. It integrates a precision 2.5 V reference (±1.5% tolerance) available on the REF OUT pin and an on-chip clock oscillator - eliminating two external components and associated layout complexity while ensuring timing stability across temperature and supply variations.
How does the PS/FS pin affect power consumption in the AD7492AR-5?
The PS/FS pin configures the AD7492AR-5's sleep behavior: tied high, it enables partial sleep mode (250 μA max quiescent current, reference and clock remain active); tied low, it enables full sleep mode (1 μA max, all analog blocks powered down). This hardware-selectable feature allows precise power/performance tuning without firmware overhead.
Can the AD7492AR-5 interface directly with a 3 V microcontroller?
Yes, the AD7492AR-5 can interface directly with a 3 V microcontroller using its VDRIVE pin. By applying 3 V to VDRIVE, the digital I/O thresholds (VINH/VINL) and output voltage levels (VOH/VOL) are scaled accordingly - enabling reliable communication without level-shifting circuitry, while AVDD/DVDD remain at 5 V to preserve analog performance.
What package type is used for the AD7492AR-5, and is it lead-free?
The AD7492AR-5 is supplied in a 24-lead SOIC package (JEDEC MS-013AC, 7.5 mm body width) with RoHS-compliant, lead-free finish. This package supports standard reflow soldering profiles and is compatible with automated assembly processes used in industrial and medical electronics manufacturing.
AD7492AR-5 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 24-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 1.25M
- Number of Inputs:
- -
- Input Type:
- -
- Data Interface:
- Parallel
- Configuration:
- -
- Ratio - S/H:ADC:
- -
- Number of A/D Converters:
- 1
- Architecture:
- -
- Reference Type:
- -
- Voltage - Supply, Analog:
- -
- Voltage - Supply, Digital:
- -
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 24-SOIC
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD7492AR-5 FAQ
1.How can I place an order for AD7492AR-5 through Aetrix?
Please submit a Request for Quotation (RFQ) for AD7492AR-5 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD7492AR-5 reliable?
The price and inventory of AD7492AR-5 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD7492AR-5 is usually 5 days.
3.What payment methods are accepted for AD7492AR-5?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD7492AR-5 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD7492AR-5?
AD7492AR-5 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD7492AR-5 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD7492AR-5?
For technical support, including AD7492AR-5 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD7492AR-5 requirements.
6.How does Aetrix verify that AD7492AR-5 is sourced from the original manufacturer or authorized distributors?
All AD7492AR-5 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD7492AR-5 meets industry standards.
7.What is the process for return or replacement of AD7492AR-5?
All AD7492AR-5 units undergo pre-shipment inspection (PSI). If there is an issue with AD7492AR-5, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD7492AR-5 part is unused and in its original packaging.
Return procedure for AD7492AR-5:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD7492AR-5 Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

