Analog Devices Inc. AD7492ARUZ
- Part No.:
- AD7492ARUZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 24-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
AD7492ARUZ.pdf
- Description:
- IC ADC 12BIT SAR 24TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,379
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD7492ARUZ from Analog Devices is a 12-bit, 1 MSPS successive approximation ADC with internal 2.5 V reference, on-chip clock oscillator, and high-speed parallel interface. It operates from a single 2.7 V to 5.25 V supply, delivers 70 dB typical SNR at 100 kHz input, and supports flexible power management via partial/full sleep modes. It is used in high-speed data acquisition systems requiring low-latency, no-pipeline-delay conversion.
For engineers reviewing the AD7492ARUZ datasheet, AD7492ARUZ pinout, AD7492ARUZ application, or AD7492ARUZ equivalent, this page provides verified technical context, real-world interface timing, confirmed analog input range (0 V to 2.5 V), validated sleep-mode current specs (250 μA partial / 200 nA full), and precise parallel bus timing constraints including 880 ns max conversion time and 120 ns min acquisition time.
Technical Context
The AD7492ARUZ implements a capacitive DAC-based SAR architecture with track/hold amplifier bandwidth up to 10 MHz. Conversion is initiated on the falling edge of CONVST, with BUSY going high immediately and returning low after 880 ns - indicating completion without pipeline delay. The internal 2.5 V reference (±1.5% tolerance) is available at REF OUT and sets the full-scale analog input range.
Digital interface voltage levels are decoupled from AVDD/DVDD via VDRIVE (2.7 V–5.25 V), enabling 5 V analog performance while interfacing to 3 V logic. Sleep mode selection (partial or full) is hardware-controlled by PS/FS pin state, and wake-up occurs on rising edge of CONVST after sleep entry triggered by sustained low CONVST at BUSY deassertion.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit - delivers 4096 discrete output codes with guaranteed no missing codes. |
| Throughput Rate | 1 MSPS - supports real-time sampling of signals up to 500 kHz Nyquist bandwidth. |
| SNR @ 100 kHz | 68 dB min - enables accurate digitization of medium-frequency sensor or audio-band signals. |
| Conversion Time | 880 ns max - defines minimum inter-conversion interval and enables deterministic timing control. |
| Power @ 1 MSPS, 5 V | 15 mW max - allows integration into thermally constrained embedded systems without active cooling. |
| Input Range | 0 V to 2.5 V - matches internal reference; eliminates need for external scaling or level-shifting circuitry. |
| Sleep Current | 200 nA typ (full mode) - permits ultra-low-power operation during idle periods in battery-powered DAQ. |
Pinout & Package
AD7492ARUZ is housed in a 24-lead TSSOP package (RUZ suffix), with exposed pad for thermal enhancement and standard JEDEC MO-153 footprint. Pin layout supports compact PCB routing with separate AGND/DGND and AVDD/DVDD/VDRIVE supplies.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| DB0–DB11 | Parallel digital output bus (LSB to MSB) | Three-state outputs driven by VDRIVE; require CS+RD coordination for valid read access. |
| CONVST | Conversion start trigger | Falling-edge sensitive; initiates track→hold transition and conversion; double-function controls sleep entry if held low post-BUSY. |
| BUSY | Conversion status indicator | Active-high open-drain output; high for entire 880 ns conversion window; signals when result is latched and ready. |
| CS / RD | Parallel interface enable/control | Interchangeable active-low inputs; both must fall to place conversion result on DBx bus; may be hardwired low for continuous output mode. |
| VIN | Analog input channel | Single-ended, high-impedance (±1 μA leakage); accepts 0 V to 2.5 V range referenced to AGND. |
| REF OUT | Internal reference output | 2.5 V ±1.5%; usable as precision reference for external circuitry or calibration sources. |
| PS/FS | Sleep mode selector | Logic-high = partial sleep (250 μA, ref/osc active); logic-low = full sleep (200 nA, all analog blocks powered down). |
| AVDD, DVDD, VDRIVE | Independent supply rails | AVDD powers analog core (2.7–5.25 V); DVDD powers digital logic; VDRIVE sets I/O voltage thresholds and output swing. |
Key Features
| Feature | Design Value |
|---|---|
| No pipeline delay | True one-shot conversion: sample instant fixed by CONVST edge; result valid at BUSY low - eliminates latency uncertainty in closed-loop control. |
| Integrated reference & clock | Eliminates two external components (2.5 V ref IC + crystal oscillator), reducing BOM count, board area, and layout sensitivity to noise coupling. |
| VDRIVE voltage decoupling | Allows AVDD = 5 V (for optimal SNR/THD) while interfacing to 3 V microcontrollers - avoids level translators and associated timing skew. |
| Two-tier sleep architecture | Partial sleep retains reference and clock stability for fast wake-up (<203 μs); full sleep minimizes quiescent current for intermittent sampling applications. |
| Flexible digital interface | CS and RD are logically interchangeable and can be tied low - simplifies connection to FPGA or ASIC parallel buses with minimal glue logic. |
Applications
| Industrial Process Monitoring | Medical Instrumentation |
|---|---|
Use Scenario: Real-time monitoring of pressure, temperature, and flow sensors in PLC-based control cabinets with 4–20 mA loop interfaces. IC Role / Device Role / Timing Role: ADC front-end converting conditioned analog sensor outputs into 12-bit digital words synchronized to programmable scan rates up to 1 MSPS. Use Value: 70 dB SNR ensures resolution of sub-millivolt-level transducer signals; internal reference eliminates drift-induced calibration drift across temperature. |
Use Scenario: Portable ECG and EEG signal acquisition where battery life and signal fidelity are critical. IC Role / Device Role / Timing Role: High-fidelity analog-to-digital conversion of amplified biopotential waveforms with precise sampling instant control via CONVST. Use Value: Full sleep mode draws only 200 nA between samples, extending battery runtime; no pipeline delay enables immediate response to arrhythmia detection triggers. |
| Automotive Sensor Interface | Test & Measurement Equipment |
Use Scenario: Engine control unit (ECU) subsystem capturing throttle position, knock sensor, and manifold absolute pressure (MAP) signals. IC Role / Device Role / Timing Role: Robust ADC operating across −40°C to +85°C with rail-to-rail input tracking and immunity to supply ripple per PSRR curve (−60 dB @ 100 kHz). Use Value: 10 MHz full-power bandwidth captures fast transient events (e.g., knock pulses); dual ground pins (AGND/DGND) support isolated analog/digital partitioning per automotive EMC requirements. |
Use Scenario: Benchtop oscilloscope auxiliary channel or automated test equipment (ATE) digitizer module requiring deterministic timing and low THD. IC Role / Device Role / Timing Role: Precision parallel-output ADC synchronized to system clock tree with <5 ns aperture jitter limiting timing uncertainty in high-frequency measurements. Use Value: −85 dB THD at 500 kHz enables clean spectral analysis; 120 ns acquisition time supports interleaved multi-channel sampling without hold-time violations. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 12-bit parallel ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7492BRUZ | B-grade version with tighter INL (±1.25 LSB max vs. ±1.5 LSB) and same 1 MSPS throughput; identical pinout and timing. | Preferred for metrology-grade systems requiring higher DC accuracy without changing layout or firmware. | Select AD7492BRUZ when integral nonlinearity ≤±1.25 LSB is mandatory and cost premium is acceptable. |
| AD7492-5ARUZ | Higher-speed variant: 1.25 MSPS throughput, 680 ns conversion time, 16.5 mW power at 5 V - otherwise identical feature set and pinout. | Suitable for applications needing faster sampling (e.g., ultrasonic NDT, motor phase current capture) without redesigning interface logic. | Choose AD7492-5ARUZ when throughput >1 MSPS is required and system power budget allows +1.5 mW increase. |
Compared with AD7492ARUZ, AD7492BRUZ improves DC accuracy for calibration-critical use cases, while AD7492-5ARUZ increases speed for dynamic signal capture - both retain full software and hardware compatibility, enabling drop-in upgrades where performance margins permit.
Availability
AD7492ARUZ is available at Aetrix Electronics and suitable for industrial process monitoring, portable medical instrumentation, automotive sensor interface, test & measurement equipment, and high-reliability data acquisition systems requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for AD7492ARUZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The AD7492 series belongs to Analog Devices' precision SAR ADC product line, designed specifically for high-speed, low-power, single-supply data acquisition in space- and energy-constrained embedded systems.
FAQ
What is the maximum sampling rate supported by the AD7492ARUZ?
The AD7492ARUZ supports a maximum throughput rate of 1 MSPS, corresponding to a conversion time of 880 ns and minimum acquisition time of 120 ns. This allows reliable sampling of input signals up to 500 kHz under Nyquist criteria. The AD7492ARUZ does not support the 1.25 MSPS rate - that is exclusive to the AD7492-5ARUZ variant.
Does the AD7492ARUZ require an external reference voltage?
No, the AD7492ARUZ includes a precision 2.5 V internal reference with ±1.5% initial accuracy over temperature, available at the REF OUT pin. This reference sets the full-scale analog input range (0 V to 2.5 V) and eliminates the need for external reference components unless higher accuracy or adjustable range is required.
How does the PS/FS pin affect power consumption in the AD7492ARUZ?
The PS/FS pin selects between two low-power sleep modes in the AD7492ARUZ: logic high enables partial sleep (250 μA max), retaining internal reference and clock; logic low enables full sleep (1 μA max, 200 nA typical), powering down all analog blocks. Sleep is automatically entered when CONVST remains low after BUSY goes low.
Can the AD7492ARUZ interface directly with a 3 V microcontroller?
Yes - the AD7492ARUZ uses VDRIVE to decouple I/O voltage levels from AVDD/DVDD. By applying 3 V to VDRIVE, the digital outputs (DB0–DB11, BUSY, etc.) swing between 0 V and ~2.8 V, and input thresholds scale accordingly (VINH ≈ 2.1 V, VINL ≈ 0.9 V), ensuring reliable interfacing with 3 V logic without level shifters.
What is the purpose of separate AGND and DGND pins on the AD7492ARUZ?
The AD7492ARUZ features dedicated AGND and DGND pins to minimize noise coupling between analog and digital sections. They must be tied together at a single point near the device (not at the power supply) and kept within ±0.3 V potential difference. This separation preserves 70 dB SNR performance by preventing digital switching noise from modulating the analog signal path.
AD7492ARUZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 24-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 1M
- Number of Inputs:
- 1
- Input Type:
- Single Ended
- Data Interface:
- Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- Internal
- Voltage - Supply, Analog:
- 2.7V ~ 5.25V
- Voltage - Supply, Digital:
- 2.7V ~ 5.25V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 24-TSSOP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD7492ARUZ FAQ
1.How can I place an order for AD7492ARUZ through Aetrix?
Please submit a Request for Quotation (RFQ) for AD7492ARUZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD7492ARUZ reliable?
The price and inventory of AD7492ARUZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD7492ARUZ is usually 5 days.
3.What payment methods are accepted for AD7492ARUZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD7492ARUZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD7492ARUZ?
AD7492ARUZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD7492ARUZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD7492ARUZ?
For technical support, including AD7492ARUZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD7492ARUZ requirements.
6.How does Aetrix verify that AD7492ARUZ is sourced from the original manufacturer or authorized distributors?
All AD7492ARUZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD7492ARUZ meets industry standards.
7.What is the process for return or replacement of AD7492ARUZ?
All AD7492ARUZ units undergo pre-shipment inspection (PSI). If there is an issue with AD7492ARUZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD7492ARUZ part is unused and in its original packaging.
Return procedure for AD7492ARUZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD7492ARUZ Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

