Analog Devices Inc. AD7575JPZ-REEL
- Part No.:
- AD7575JPZ-REEL
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 20-LCC (J-Lead)
- Datasheet:
-
AD7575JPZ-REEL.pdf
- Description:
- IC ADC 8BIT SAR 20PLCC
- Quantity:
- Payment:

- Shipping:

Inventory:3,956
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD7575JPZ-REEL from Analog Devices is an 8-bit successive approximation analog-to-digital converter (ADC) with integrated track-and-hold, single +5 V supply operation, 5 µs conversion time, ±1 LSB total unadjusted error, and 0 to +70°C temperature range. It digitizes full-scale signals up to 50 kHz (386 mV/µs slew rate) and interfaces directly to 8-bit microprocessors including Z80H, 8085A-2, and TMS32010 via CS/RD control logic.
For engineers reviewing the AD7575JPZ-REEL datasheet, AD7575JPZ-REEL pinout, AD7575JPZ-REEL application, or AD7575JPZ-REEL equivalent, key selection considerations include its LC2MOS process, internal/external clock flexibility, unipolar/bipolar configuration support, 100 ns data access time, and compatibility with memory-mapped or ROM-style microprocessor interfaces.
Technical Context
The AD7575JPZ-REEL implements a SAR architecture with on-chip track-and-hold that acquires input signals on the third falling edge of CLK after CS and RD assertion. Its internal clock generator uses external RCLK/CCLK components, while external 4 MHz CLK yields guaranteed 5 µs conversion with ±1 LSB accuracy.
It supports two interface modes: Slow Memory (WAIT-state driven, BUSY-controlled) and ROM-style (dual-read, non-blocking), both requiring TP pin hard-wired HIGH. Input sampling is deterministic-synchronized to CLK edges-and reference input impedance varies 6–18 kΩ across codes, demanding low-impedance VREF sourcing (e.g., AD589).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 8 bits - resolves 1 part in 256 of full scale (9.61 mV/LSB at 2.46 V FS) |
| Conversion Time | 5 µs with 4 MHz external clock - enables audio-band signal digitization without processor WAIT overflow |
| Total Unadjusted Error | ±1 LSB max - eliminates need for offset/gain calibration in most unipolar applications |
| Analog Input Range | 0 to 2 VREF (0–2.46 V at VREF = 1.23 V) - supports standard bandgap reference without scaling circuitry |
| Data Access Time | 100 ns after RD - meets timing requirements of fast 8085A-2, Z80H, and TMS32010 processors |
| Power Dissipation | 15 mW typical at +5 V - enables dense mixed-signal PCB layouts without thermal derating |
| Slew Rate Support | 386 mV/µs - allows full-accuracy digitization of 50 kHz sine waves (2.46 VPP) |
Pinout & Package
AD7575JPZ-REEL is housed in a 20-terminal plastic leaded chip carrier (PLCC) package, pin-compatible with P-20A option per Analog Devices ordering guide. Pin 1 identifier corner is marked with a notch or dot; pins 14 and 15 are NC (no connect).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Digital supply rail | +5 V ±5% power source for logic and internal clock; decoupling required near pin |
| AGND / DGND | Analog/digital ground returns | Separate ground planes recommended; AGND/DGND tied at single point near device |
| AIN | Analog input voltage | Unipolar 0–2.46 V or bipolar-configured input; requires ≤2 kΩ source impedance for accuracy |
| VREF | Reference voltage input | 1.23 V ±5% bandgap reference; dynamic impedance 6–18 kΩ demands low-Z driver (e.g., AD589) |
| CLK | Input clock source | Accepts 4 MHz external TTL/CMOS or internal RCLK/CCLK oscillator; divided-by-2 internally |
| CS / RD | Chip select and read strobe | Active-low dual-function control: initiates conversion and gates data output; must not overlap BUSY HIGH |
| BUSY | Conversion status flag | Open-drain output; LOW during conversion, HIGH when result latched and ready for read |
| TP | Test pin | Must be hard-wired HIGH; not for signal routing or feedthrough on double-sided PCBs |
| DB0–DB7 | Parallel data outputs | Three-state, latched outputs; DB0 = LSB, DB7 = MSB; directly drive 8-bit microprocessor data bus |
Key Features
| Feature | Design Value |
|---|---|
| On-chip track-and-hold | Eliminates external hold capacitor and associated layout sensitivity; supports 50 kHz full-power bandwidth |
| Single +5 V operation | Removes need for dual supplies or charge pumps-simplifies power design in 5 V microprocessor systems |
| Microprocessor-compatible interface | Standard CS/RD timing enables plug-in replacement for memory-mapped peripherals without glue logic |
| LC2MOS fabrication | Ion-implanted CMOS process delivers 15 mW typical power at 5 µs speed-optimizes speed/power tradeoff |
| Configurable unipolar/bipolar mode | Supports ±5 V input range via external resistor network (Figure 17); output in offset binary format |
Applications
| Industrial Data Acquisition | Audio Signal Digitization |
|---|---|
Use Scenario: Monitoring analog sensor outputs (temperature, pressure, strain) in PLC I/O modules with 8-bit controller backplane. IC Role / Device Role / Timing Role: ADC front-end converting conditioned 0–2.46 V sensor signals into parallel digital words synchronized to 8085A-2 READY-driven WAIT cycles. Use Value: 5 µs conversion + 100 ns data access ensures <10 µs total latency per channel-enabling 100 kSPS multi-channel scanning without DMA. | Use Scenario: Digitizing line-level audio (≤2 VPP) in embedded voice recorders or ultrasonic NDT equipment. IC Role / Device Role / Timing Role: Track-and-hold ADC capturing 50 kHz bandwidth signals with 45 dB SNR at 10 kHz; clocked by system crystal oscillator. Use Value: On-chip 386 mV/µs slew rate support avoids external THS, reducing BOM count and board area in cost-sensitive audio front-ends. |
| Motor Control Feedback | Legacy Microprocessor Upgrades |
Use Scenario: Sampling current/voltage feedback in brushless DC motor drives using Z80H-based motion controllers. IC Role / Device Role / Timing Role: High-speed ADC interfaced in ROM mode to avoid WAIT states; BUSY used as interrupt trigger for real-time PWM update. Use Value: Dual-read interface enables deterministic sampling intervals-critical for field-oriented control loop stability at 20 kHz switching frequencies. | Use Scenario: Replacing obsolete 8-bit ADCs (e.g., ADC0804) in legacy industrial controllers using 6502 or 6809 CPUs. IC Role / Device Role / Timing Role: Drop-in compatible ADC with identical 20-pin PLCC footprint and CS/RD protocol-no PCB redesign required. Use Value: Pin-for-pin and timing-compatible replacement preserves firmware while upgrading to ±1 LSB accuracy and 3× faster conversion. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 8-bit ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7575KPZ-REEL | ±0.5 LSB relative accuracy vs. ±1 LSB; same package, speed, and interface | Required where tighter linearity is needed for precision sensor linearization | Select AD7575KPZ-REEL only if transfer function monotonicity below ±0.5 LSB is mandatory |
| MAX1136CPE+ | 8-bit SAR ADC with 10 µs conversion, no integrated track-and-hold, requires external REF | Used in lower-cost designs where external THS acceptable and 5 µs speed not critical | Choose MAX1136CPE+ when board space allows external THS and ±1 LSB error budget permits 10 µs latency |
Compared with AD7575KPZ-REEL, the AD7575JPZ-REEL trades 0.5 LSB linearity for broader availability and lower unit cost; versus MAX1136CPE+, it delivers guaranteed 5 µs performance and eliminates external THS component count-reducing design risk in high-volume industrial controls.
Availability
AD7575JPZ-REEL is available at Aetrix Electronics and suitable for industrial data acquisition, audio digitization, motor control feedback, and legacy microprocessor upgrades requiring stable component supply and long-term obsolescence management.
Supply support for AD7575JPZ-REEL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The AD7575JPZ-REEL belongs to Analog Devices' legacy high-speed precision ADC family, designed specifically for 8-bit microprocessor-based systems needing integrated track-and-hold, single-supply operation, and deterministic timing in industrial and instrumentation applications.
FAQ
What is the maximum input signal frequency the AD7575JPZ-REEL can accurately digitize?
The AD7575JPZ-REEL supports full-power signal bandwidth up to 50 kHz, corresponding to a 386 mV/µs slew rate-verified for 2.46 VPP sine waves. This is enabled by its on-chip track-and-hold circuit. Input signals exceeding this slew rate will introduce aperture uncertainty errors. For optimal SNR above 10 kHz, use proper grounding, short analog traces, and ≤2 kΩ source impedance as specified in the AD7575JPZ-REEL application hints.
Does the AD7575JPZ-REEL require external calibration for typical unipolar operation?
No, the AD7575JPZ-REEL does not require external calibration in most unipolar applications due to its ±1 LSB total unadjusted error specification across 0°C to +70°C. Offset and full-scale errors are sufficiently low that systems using a stable 1.23 V reference (e.g., AD589) and proper layout achieve accurate digitization without trimming. Calibration is only necessary if system-level accuracy demands exceed ±1 LSB or if operating outside datasheet conditions (e.g., elevated source impedance).
Can the AD7575JPZ-REEL operate with an internal clock, and what are the trade-offs?
Yes, the AD7575JPZ-REEL supports internal clocking using external RCLK (100 kΩ) and CCLK (100 pF). However, internal clock frequency varies ±50% across units and temperature-resulting in conversion times from ~5 µs to 15 µs. For guaranteed 5 µs timing and consistent software timing margins, Analog Devices recommends using a 4 MHz external clock. Internal clock is suitable only for non-critical timing applications where ±50% conversion time variation is acceptable.
How should the TP pin be handled in a production AD7575JPZ-REEL design?
The TP (test pin) on the AD7575JPZ-REEL must be hard-wired to a logic HIGH level (e.g., tied to VDD through a 10 kΩ resistor) for correct operation. It is not intended for signal routing, feedthrough vias, or connection to other nets. Leaving TP floating or pulling it LOW may cause undefined behavior or conversion failure. This requirement applies universally across all AD7575JPZ-REEL units and is independent of interface mode (Slow Memory or ROM).
Is the AD7575JPZ-REEL compatible with modern microcontrollers like ARM Cortex-M series?
The AD7575JPZ-REEL was designed for 8-bit microprocessors (Z80H, 8085A-2, 6502), but can interface with modern microcontrollers via GPIO bit-banging of CS/RD and polling of BUSY-though this consumes significant CPU cycles. Its 100 ns data access time and 5 µs conversion are easily met by Cortex-M clocks, but native peripheral support (e.g., SPI) is absent. For new designs, consider newer ADCs with SPI/I²C; for legacy replacement or cost-constrained retrofits, AD7575JPZ-REEL remains viable with appropriate software abstraction.
AD7575JPZ-REEL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 20-LCC (J-Lead)
- Packaging:
- Cut Tape (CT)
- Product Status:
- Active
- Number of Bits:
- 8
- Sampling Rate (Per Second):
- -
- Number of Inputs:
- 1
- Input Type:
- Single Ended
- Data Interface:
- Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 5V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 20-PLCC (9x9)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD7575JPZ-REEL FAQ
1.How can I place an order for AD7575JPZ-REEL through Aetrix?
Please submit a Request for Quotation (RFQ) for AD7575JPZ-REEL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD7575JPZ-REEL reliable?
The price and inventory of AD7575JPZ-REEL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD7575JPZ-REEL is usually 5 days.
3.What payment methods are accepted for AD7575JPZ-REEL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD7575JPZ-REEL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD7575JPZ-REEL?
AD7575JPZ-REEL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD7575JPZ-REEL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD7575JPZ-REEL?
For technical support, including AD7575JPZ-REEL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD7575JPZ-REEL requirements.
6.How does Aetrix verify that AD7575JPZ-REEL is sourced from the original manufacturer or authorized distributors?
All AD7575JPZ-REEL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD7575JPZ-REEL meets industry standards.
7.What is the process for return or replacement of AD7575JPZ-REEL?
All AD7575JPZ-REEL units undergo pre-shipment inspection (PSI). If there is an issue with AD7575JPZ-REEL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD7575JPZ-REEL part is unused and in its original packaging.
Return procedure for AD7575JPZ-REEL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD7575JPZ-REEL Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

