Analog Devices Inc. AD7575KPZ
- Part No.:
- AD7575KPZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 20-LCC (J-Lead)
- Datasheet:
-
AD7575KPZ.pdf
- Description:
- IC ADC 8BIT SAR 20PLCC
- Quantity:
- Payment:

- Shipping:

Inventory:4,613
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD7575KPZ from Analog Devices is an 8-bit successive approximation ADC with integrated track-and-hold, single +5 V supply operation, ±1/2 LSB total unadjusted error (max), 5 µs conversion time (with 4 MHz external clock), and 50 kHz full-power signal bandwidth. It digitizes 0–2.46 V analog inputs for microprocessor-based data acquisition in industrial control and test instrumentation.
For engineers reviewing the AD7575KPZ datasheet, AD7575KPZ pinout, AD7575KPZ application, or AD7575KPZ equivalent, key selection considerations include its unipolar/bipolar configurability, LC2MOS process low power (15 mW typ), 100 ns data access time, and compatibility with Z80H, 8085A-2, 6502B, 68B09, and TMS32010 microprocessors via memory-mapped or ROM-style interfaces.
Technical Context
The AD7575KPZ implements a SAR architecture with on-chip track-and-hold that captures input signals on the third falling edge of CLK after CS and RD assertion. Its internal clock oscillator (RCLK/CCLK-based) or external 4 MHz clock drives a 20-cycle conversion sequence (10 internal cycles), enabling deterministic sampling timing.
It uses standard microprocessor control logic (CS/RD) to initiate conversion and latch 8-bit parallel output (DB0–DB7) onto a three-state bus. The TP pin must be hard-wired HIGH; BUSY provides conversion status for WAIT-state or interrupt-driven readout coordination.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 8 bits - resolves 1 part in 256 over full-scale range |
| Conversion Time | 5 µs - enables 200 kSPS sampling when externally clocked at 4 MHz |
| Total Unadjusted Error | ±1/2 LSB max - eliminates need for offset/gain calibration in most applications |
| Full-Power Bandwidth | 50 kHz - supports accurate digitization of 2.46 VPP sine waves (386 mV/µs slew rate) |
| Supply Voltage | +5 V ±5% - operates directly from standard microprocessor logic rail |
| Data Access Time | 100 ns - meets timing requirements of fast microprocessors including 8085A-2 and TMS32010 |
| Power Dissipation | 15 mW typical - enables high-density embedded designs without thermal derating |
| Reference Input | +1.23 V ±5% - low-cost bandgap reference establishes 0–2.46 V input range |
Pinout & Package
AD7575KPZ is packaged in a 20-terminal plastic leaded chip carrier (PLCC), designated P-20A per Analog Devices' ordering guide. Pin 1 identifier is marked on top surface; NC pins are not internally connected.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Positive supply | +5 V power rail connection; decoupling capacitor required near pin |
| AGND | Analog ground | Reference return for AIN and VREF; must be isolated from DGND at system level |
| DGND | Digital ground | Return for logic outputs and control inputs; separate plane recommended |
| AIN | Analog input | Unipolar 0–2.46 V or bipolar ±5 V (via external resistor network) signal input |
| VREF | Reference voltage | +1.23 V input establishing full-scale range; requires low-impedance source (≤6 kΩ) |
| CLK | Clock input | Accepts 4 MHz external clock or drives internal oscillator (RCLK/CCLK); mark/space ratio 30/70 to 70/30 |
| CS | Chip select | Active-low enable for conversion start and data read; must be held HIGH between operations |
| RD | Read strobe | Active-low control for latching output data; used with CS to define interface mode (Slow Memory or ROM) |
| TP | Test pin | Must be hard-wired HIGH; not for signal routing or feedthrough on PCB |
| BUSY | Status output | Active-low open-drain indicator of conversion progress; used for WAIT state or interrupt generation |
| DB0–DB7 | Data outputs | Three-state parallel 8-bit output bus (DB0 = LSB, DB7 = MSB); driven only when CS and RD active |
Key Features
| Feature | Design Value |
|---|---|
| On-chip track-and-hold | Eliminates external hold capacitor; supports 50 kHz full-scale signals without external components |
| LC2MOS process technology | Enables single +5 V operation and 15 mW typical power while maintaining CMOS noise immunity |
| Microprocessor-compatible interface | Direct connection to 8-bit data buses using standard CS/RD control-no glue logic required |
| Two interface modes | Supports both Slow Memory (WAIT-state) and ROM-style (non-blocking) readout for flexible software integration |
| Internal clock option | Configurable RCLK/CCLK network provides self-contained timing-no external crystal needed |
| Offset binary output (bipolar mode) | Enables ±5 V input range mapping to 00000000–11111111 codes with no firmware sign-extension logic |
Applications
| Industrial Data Acquisition | Automated Test Equipment (ATE) |
|---|---|
Use Scenario: Real-time monitoring of temperature, pressure, and flow sensor outputs in PLC I/O modules. IC Role / Device Role / Timing Role: ADC front-end converting conditioned analog signals to 8-bit digital words synchronized to microcontroller polling intervals. Use Value: 5 µs conversion time enables >100 kSPS aggregate sampling across multiple channels; ±1/2 LSB accuracy ensures <0.2% measurement uncertainty without calibration. |
Use Scenario: Digitizing stimulus response waveforms during functional testing of analog circuit boards. IC Role / Device Role / Timing Role: High-speed sampling node triggered by test controller's RD/CS handshake to capture transient behavior. Use Value: 100 ns data access time and BUSY-driven interrupt support allow tight synchronization with pattern generators and digital I/O controllers. |
| Embedded Instrumentation | Audio Signal Conditioning |
Use Scenario: Portable multimeter or handheld oscilloscope capturing DC/low-frequency AC signals. IC Role / Device Role / Timing Role: Core analog-to-digital converter interfaced to 8051 or Z80H MCU via memory-mapped address space. Use Value: Single +5 V supply and integrated track-and-hold reduce BOM count and PCB area; PLCC package supports reworkable hand-soldering. |
Use Scenario: Digitizing line-level audio (up to 20 kHz) in voice-recognition preamps or tone decoder circuits. IC Role / Device Role / Timing Role: Unipolar ADC sampling filtered microphone or amplifier outputs at 50 kHz Nyquist rate. Use Value: 45 dB SNR at 10 kHz ensures adequate dynamic range for speech-band signals; low 15 mW power extends battery life. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 8-bit ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7574KN | No on-chip track-and-hold; requires external TH; 15 µs conversion time with internal clock | Suitable only where input slew rates <100 mV/µs and timing slack permits longer conversions | Select AD7574KN only if board space allows external TH and system latency budget exceeds 10 µs |
| MAX160BCNG+ | CMOS process; 10 µs conversion; ±1 LSB accuracy; requires dual ±5 V supplies for bipolar mode | Higher power (25 mW); less suitable for single-supply embedded systems | Prefer MAX160BCNG+ only when legacy MAXIM footprint compatibility is mandatory |
Compared with AD7575KPZ, AD7574KN lacks integrated track-and-hold and delivers slower conversion, while MAX160BCNG+ requires dual supplies and offers looser accuracy-making AD7575KPZ optimal for compact, single-rail, high-fidelity 8-bit data acquisition.
Availability
AD7575KPZ is available at Aetrix Electronics and suitable for industrial data acquisition, automated test equipment, embedded instrumentation, and audio signal conditioning requiring stable component supply and long-term obsolescence management.
Supply support for AD7575KPZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, founded in 1965 and headquartered in Wilmington, MA.
The AD7575 series belongs to Analog Devices' precision data acquisition product line, designed specifically for cost-sensitive, microprocessor-coupled 8-bit ADC applications demanding low power, small footprint, and minimal external components.
FAQ
What is the maximum input signal frequency the AD7575KPZ can accurately digitize?
The AD7575KPZ supports a full-power signal bandwidth of 50 kHz, meaning it can accurately digitize 2.46 VPP sine waves up to that frequency without slew-induced distortion. This corresponds to a maximum input slew rate of 386 mV/µs. For signals exceeding this bandwidth, amplitude accuracy degrades due to track-and-hold limitations-not sampling theorem constraints-so the AD7575KPZ remains valid for anti-alias filtering upstream of the converter.
Does the AD7575KPZ require external calibration for typical use?
No, the AD7575KPZ does not require external calibration in most applications because its total unadjusted error is specified at ±1/2 LSB maximum across temperature, eliminating the need for offset or gain trimming. The device achieves this through precision laser-trimmed DAC elements and matched transistor arrays in its LC2MOS process. Only high-accuracy metrology systems demanding <0.1% absolute error should consider optional full-scale and offset adjustments using the procedures in the datasheet.
Can the AD7575KPZ operate in bipolar mode, and how is it configured?
Yes, the AD7575KPZ supports bipolar operation via an external resistor network (Figure 17 in the datasheet) that maps ±5 V input to the internal 0–2.46 V unipolar range. The output code is offset binary (00000000 = –FS, 10000000 = 0 V, 11111111 = +FS – 1 LSB). Calibration resistors R2–R5 must be 0.1% tolerance; R4 and R5 may be replaced by a single 3.3 kΩ resistor, and R2 and R3 by a single 2.5 kΩ resistor to maintain specified performance without adjustment.
What are the critical layout guidelines for minimizing noise in AD7575KPZ circuits?
Key layout practices for the AD7575KPZ include: (1) keeping AIN and AGND traces short and adjacent as a controlled-impedance pair; (2) separating analog (AGND) and digital (DGND) ground planes, joined only at a single point near the AD7575KPZ; (3) placing 0.1 µF ceramic + 47 µF tantalum decoupling capacitors within 5 mm of VDD and VREF pins; and (4) routing CLK, CS, and RD away from analog traces to prevent coupling. Source impedance should remain below 2 kΩ to avoid settling errors.
How does the AD7575KPZ interface with the TMS32010 DSP processor?
The AD7575KPZ interfaces directly with the TMS32010 using its ROM-style interface: conversion starts on the first IN A, PA instruction (asserting CS/RD), and result data is read on the second IN A, PA instruction. The AD7575KPZ's 100 ns data access time and BUSY status output ensure reliable handshaking at TMS32010 clock frequencies up to 18 MHz. No wait-state generation is needed-the DSP reads prior conversion data while the AD7575KPZ performs the next conversion in background.
AD7575KPZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 20-LCC (J-Lead)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Number of Bits:
- 8
- Sampling Rate (Per Second):
- -
- Number of Inputs:
- 1
- Input Type:
- Single Ended
- Data Interface:
- Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 5V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 20-PLCC (9x9)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD7575KPZ FAQ
1.How can I place an order for AD7575KPZ through Aetrix?
Please submit a Request for Quotation (RFQ) for AD7575KPZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD7575KPZ reliable?
The price and inventory of AD7575KPZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD7575KPZ is usually 5 days.
3.What payment methods are accepted for AD7575KPZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD7575KPZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD7575KPZ?
AD7575KPZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD7575KPZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD7575KPZ?
For technical support, including AD7575KPZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD7575KPZ requirements.
6.How does Aetrix verify that AD7575KPZ is sourced from the original manufacturer or authorized distributors?
All AD7575KPZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD7575KPZ meets industry standards.
7.What is the process for return or replacement of AD7575KPZ?
All AD7575KPZ units undergo pre-shipment inspection (PSI). If there is an issue with AD7575KPZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD7575KPZ part is unused and in its original packaging.
Return procedure for AD7575KPZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD7575KPZ Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

