Analog Devices Inc. AD7621ACP
- Part No.:
- AD7621ACP
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 48-VFQFN Exposed Pad, CSP
- Datasheet:
-
AD7621ACP.pdf
- Description:
- IC ADC 16BIT 2MSPS DIFF 48LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:10,683
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD7621ACP from Analog Devices is a 16-bit, 3 MSPS, fully differential SAR analog-to-digital converter operating from a single 2.5 V supply. It features ±2 LSB INL, 2.048 V internal reference, no pipeline delay, and supports parallel (16-/8-bit) or SPI/QSPI/MICROWIRE-compatible serial interfaces - used in high-speed medical instrumentation and spectrum analysis systems.
For engineers reviewing the AD7621ACP datasheet, AD7621ACP pinout, AD7621ACP application, or AD7621ACP equivalent, key selection considerations include its warp/normal/impulse mode throughput scaling (3/2/1.25 MSPS), differential input range (±VREF), 89 dB SINAD at 100 kHz, 5 ps rms aperture jitter, and dual LQFP/LFCSP package compatibility.
Technical Context
The AD7621ACP uses charge redistribution SAR architecture with no pipeline latency, enabling immediate data availability post-conversion. Its conversion control logic supports three distinct throughput-power trade-off modes: wideband warp (3 MSPS, highest linearity), normal (2 MSPS, rate-agnostic accuracy), and impulse (1.25 MSPS, power scaled linearly with sampling rate).
It integrates a trimmed 2.048 V bandgap reference (±7 ppm/°C drift), configurable reference buffer (REFBUFIN/REF), and dual-domain power supplies (AVDD/DVDD = 2.5 V, OVDD = 2.3–3.6 V) to isolate analog, core digital, and interface logic domains - critical for maintaining 89 dB SINAD and −101 dB THD in noisy mixed-signal environments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 16-bit with no missing codes - guarantees monotonicity and full code coverage across full-scale range. |
| Throughput Rate | 3 MSPS (wideband warp/warp), 2 MSPS (normal), 1.25 MSPS (impulse) - enables real-time signal capture with selectable power-performance balance. |
| INL | ±2 LSB max (±1 LSB typical) - ensures accurate amplitude representation without correction in precision measurement applications. |
| SINAD | 89 dB typical @ 100 kHz - supports >14.5 ENOB for high-fidelity digitization of RF and baseband signals. |
| Aperture Jitter | 5 ps rms - limits sampling uncertainty to <0.03 LSB at 100 kHz input, preserving dynamic performance. |
| Reference | 2.048 V internal (±7 ppm/°C drift) - eliminates external reference component count while maintaining stability over −40°C to +85°C. |
| Supply | Single 2.5 V AVDD/DVDD - simplifies power design; OVDD supports 2.3–3.6 V logic interfacing (2.5/3.3/5 V compatible). |
| Power Dissipation | 65 mW typical @ 3 MSPS - enables high-speed acquisition in thermally constrained embedded systems. |
Pinout & Package
AD7621ACP is available in a 48-lead LFCSP (Lead Frame Chip Scale Package) with exposed thermal pad, optimized for low-inductance analog grounding and thermal dissipation in high-density PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN+, IN− | Differential analog inputs | Accept true differential ±VREF input range (up to ±2.5 V); require matched layout for >55 dB CMRR at 100 kHz. |
| CNVST | Conversion start trigger | Falling-edge sensitive; initiates sample-and-hold hold phase and conversion - timing-critical for deterministic latency. |
| BUSY | Conversion status indicator | Active-high pulse indicates conversion in progress; falling edge signals valid data ready for readout. |
| D[15:0] | Parallel data output bus | Configurable 16-bit or byte-swapped 8-bit output; latched on RD/CS assertion - supports burst reads without address strobes. |
| SER/PAR, OB/2C, BYTESWAP | Interface configuration inputs | Select serial vs. parallel mode, straight binary vs. twos-complement output, and MSB/LSB byte ordering - enables flexible host processor integration. |
| PDREF, PDBUF | Reference power control | Independent enable/disable of internal reference and buffer - allows seamless transition between internal (2.048 V) and external reference operation. |
| TEMP | On-chip temperature sensor | Analog output (273 mV @ 25°C, 0.85 mV/°C) - provides system-level thermal monitoring without external sensors. |
Key Features
| Feature | Design Value |
|---|---|
| No pipeline delay | SAR architecture delivers conversion result immediately after BUSY falls - eliminates latency-induced timing errors in closed-loop control. |
| Three throughput modes | Warp (3 MSPS), normal (2 MSPS), impulse (1.25 MSPS) - lets designers match speed to signal bandwidth while minimizing power in battery-operated systems. |
| Dual reference options | Internal 2.048 V reference (±7 ppm/°C) or external reference up to AVDD - supports both cost-sensitive and ultra-stable metrology-grade designs. |
| Flexible digital interface | Parallel (16-/8-bit) or 2-wire serial (SPI/QSPI/MICROWIRE) with master/slave clocking - interoperates with FPGAs, DSPs, and microcontrollers without level-shifting. |
| Low aperture jitter | 5 ps rms - preserves SNR in high-frequency sampling applications such as IF digitization and spectral analysis. |
| Integrated temperature sensor | Monitors die temperature via analog voltage (273 mV @ 25°C, ±0.85 mV/°C) - enables real-time thermal compensation of gain/offset drift. |
Applications
| Medical Imaging Data Acquisition | Digital Oscilloscope Front-End |
|---|---|
Use Scenario: Digitizing ultrasound echo signals or MRI gradient waveforms requiring >14 ENOB and sub-ns timing fidelity. IC Role / Device Role / Timing Role: Primary high-speed ADC capturing differential analog inputs at up to 3 MSPS with deterministic BUSY-driven readout timing. Use Value: 89 dB SINAD and 5 ps aperture jitter ensure accurate reconstruction of transient biological signals without post-processing correction. | Use Scenario: Real-time waveform capture in portable oscilloscopes where power efficiency and board space are constrained. IC Role / Device Role / Timing Role: Core sampling engine using impulse mode (1.25 MSPS) to reduce power to 37–50 mW while retaining 16-bit resolution. Use Value: Single 2.5 V supply and integrated 2.048 V reference eliminate external regulators and references, shrinking BOM and layout area. |
| Communications Baseband Processing | Automated Test Equipment (ATE) |
Use Scenario: Capturing I/Q baseband signals in software-defined radio transceivers with stringent SFDR requirements. IC Role / Device Role / Timing Role: Differential ADC feeding FPGA-based digital downconverters; uses warp mode for maximum throughput during burst-mode transmission. Use Value: −101 dB THD and 101 dB SFDR at 100 kHz enable clean demodulation of adjacent-channel interferers in dense spectral environments. | Use Scenario: High-precision DC parametric testing and AC functional validation of ICs requiring traceable 16-bit measurement accuracy. IC Role / Device Role / Timing Role: Metrology-grade digitizer in ATE mainframe; leverages normal mode (2 MSPS) for guaranteed accuracy independent of sampling rate. Use Value: ±2 LSB INL and no missing codes eliminate calibration lookup tables, reducing test time and improving measurement repeatability. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7677BCPZ | 16-bit, 2.5 MSPS, 48-lead LFCSP; lacks internal reference and warp mode; ±3 LSB INL. | Requires external reference and offers lower max throughput; suited for cost-sensitive, fixed-rate systems. | Choose AD7677BCPZ only if internal reference and 3 MSPS capability are unnecessary and BOM cost is prioritized. |
| AD7626BCPZ | 16-bit, 2 MSPS, 48-lead LFCSP; includes 2.048 V reference but no impulse/warp modes; ±1.5 LSB INL. | Fixed 2 MSPS operation with improved linearity; no throughput scaling - ideal for stable-rate, high-accuracy applications. | Choose AD7626BCPZ when consistent 2 MSPS sampling suffices and tighter ±1.5 LSB INL is required over AD7621ACP's ±2 LSB. |
Compared with AD7621ACP, AD7677BCPZ trades internal reference and higher throughput for lower cost and simpler biasing, while AD7626BCPZ sacrifices throughput flexibility for better linearity and reference integration - making AD7621ACP optimal for systems needing dynamic speed/power adaptation without external reference components.
Availability
AD7621ACP is available at Aetrix Electronics and suitable for medical imaging data acquisition, digital oscilloscope front-ends, and communications baseband processing requiring stable component supply and long-term production continuity.
Supply support for AD7621ACP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The AD7621ACP belongs to Analog Devices' PulSAR® family of precision SAR ADCs, designed specifically for high-speed, high-accuracy data acquisition in instrumentation, medical, and communications systems where low latency and excellent dynamic performance are essential.
FAQ
What is the maximum sampling rate of the AD7621ACP and under what conditions is it achieved?
The AD7621ACP achieves a maximum sampling rate of 3 MSPS in wideband warp and warp modes. This requires WARP = high and IMPULSE = high (for wideband) or IMPULSE = low (for warp), with proper timing alignment of CNVST pulses and BUSY-driven readout. The 3 MSPS rate is validated with internal reference enabled (PDREF = low), AVDD/DVDD = 2.5 V, and OVDD ≥ 2.3 V. At this rate, power dissipation is 65–86 mW and INL remains within ±2 LSB.
Does the AD7621ACP require an external reference, or does it have an internal one?
The AD7621ACP includes a factory-trimmed 2.048 V internal reference with ±7 ppm/°C temperature drift, accessible via the REF pin when PDREF and PDBUF are low. It also supports external reference operation (1.8 V to AVDD) by setting PDREF = high. The internal reference eliminates need for external components in most applications, while the external option enables higher precision or different voltage ranges - both configurations are fully supported in the AD7621ACP datasheet.
How does the AD7621ACP handle power management across different sampling rates?
The AD7621ACP implements three dedicated power-performance modes: wideband warp/warp (3 MSPS), normal (2 MSPS), and impulse (1.25 MSPS). In impulse mode, power scales linearly with throughput - dropping from 65 mW at 3 MSPS to ~37–50 mW at 1.25 MSPS. Power-down is further controlled via the PD pin, reducing consumption to 600 μW. All modes retain full 16-bit resolution and no missing codes, making AD7621ACP suitable for battery-powered or thermally constrained systems.
Can the AD7621ACP interface directly with a 3.3 V microcontroller without level shifters?
Yes, the AD7621ACP supports direct interfacing with 3.3 V microcontrollers via its OVDD supply (2.3–3.6 V range) and OVDD-referenced digital I/O. When OVDD = 3.3 V, the AD7621ACP outputs meet VOH ≥ 3.0 V and VOL ≤ 0.4 V under load, and accepts VIH ≥ 1.7 V and VIL ≤ 0.6 V - satisfying standard 3.3 V CMOS logic thresholds. No level shifters are needed for parallel or serial communication, provided OVDD is set to 3.3 V and AVDD/DVDD remain at 2.5 V.
What is the function of the TEMP pin on the AD7621ACP, and how is it calibrated?
The TEMP pin on the AD7621ACP provides an analog voltage proportional to die temperature: 273 mV at 25°C with sensitivity of 0.85 mV/°C. It is internally buffered and requires no external components. Calibration is factory-trimmed; users can compute temperature as T(°C) = (VTEMP − 273 mV) / 0.85 mV/°C. This output enables real-time thermal monitoring for gain/offset drift compensation in precision systems - a feature confirmed in the AD7621ACP datasheet Rev. A, Page 4 and Page 10.
AD7621ACP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- PulSAR®
- Package/Case:
- 48-VFQFN Exposed Pad, CSP
- Packaging:
- Tray
- Product Status:
- Obsolete
- Number of Bits:
- 16
- Sampling Rate (Per Second):
- 2M
- Number of Inputs:
- -
- Input Type:
- -
- Data Interface:
- -
- Configuration:
- -
- Ratio - S/H:ADC:
- -
- Number of A/D Converters:
- 1
- Architecture:
- -
- Reference Type:
- -
- Voltage - Supply, Analog:
- -
- Voltage - Supply, Digital:
- -
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 48-LFCSP-VQ (7x7)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD7621ACP FAQ
1.How can I place an order for AD7621ACP through Aetrix?
Please submit a Request for Quotation (RFQ) for AD7621ACP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD7621ACP reliable?
The price and inventory of AD7621ACP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD7621ACP is usually 5 days.
3.What payment methods are accepted for AD7621ACP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD7621ACP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD7621ACP?
AD7621ACP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD7621ACP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD7621ACP?
For technical support, including AD7621ACP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD7621ACP requirements.
6.How does Aetrix verify that AD7621ACP is sourced from the original manufacturer or authorized distributors?
All AD7621ACP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD7621ACP meets industry standards.
7.What is the process for return or replacement of AD7621ACP?
All AD7621ACP units undergo pre-shipment inspection (PSI). If there is an issue with AD7621ACP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD7621ACP part is unused and in its original packaging.
Return procedure for AD7621ACP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD7621ACP Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

