Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Data Acquisition > Analog to Digital Converters (ADC)

Analog Devices Inc. AD7650ACPZ

Name: AD7650ACPZ
Brand: Analog Devices Inc.
SKU: AD7650ACPZ
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: AD7650ACPZ

Manufacturer:: Analog Devices Inc.

Category:: Analog to Digital Converters (ADC)

Package:: 48-VFQFN Exposed Pad, CSP

Datasheet:: AD7650ACPZ.pdf

Description:: IC ADC 16BIT SAR 48LFCSP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,193

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

AD7650ACPZ from Analog Devices is a 16-bit, 570 kSPS charge redistribution SAR analog-to-digital converter operating from a single 5 V supply. It delivers no pipeline delay, supports parallel and SPI/QSPI/MICROWIRE-compatible serial interfaces, and features three selectable power-performance modes (Warp/Normal/Impulse) for data acquisition systems requiring high resolution and flexible throughput.

For engineers reviewing the AD7650ACPZ datasheet, AD7650ACPZ pinout, AD7650ACPZ application, or AD7650ACPZ equivalent, key selection considerations include its 0 V to 2.5 V unipolar input range, ±6 LSB integral nonlinearity, 86 dB SNR at 100 kHz, 2 ns aperture delay, and dual 48-lead LQFP/LFCSP package compatibility - all critical for precision instrumentation and battery-powered signal chain design.

Technical Context

The AD7650ACPZ implements a switched-capacitor DAC-based successive approximation architecture with internal calibration logic, enabling true 16-bit resolution without missing codes across –40°C to +85°C. Its conversion cycle is fully self-contained: CNVST falling edge initiates acquisition (250 ns), followed by hold-and-convert using internal reference switching between REFGND and REF.

Three operational modes are hardware-selected via WARP and IMPULSE pins: Warp mode achieves 1.75 µs conversion time (570 kSPS) with ≤1 ms inter-conversion timing constraint; Normal mode guarantees full accuracy at 2 µs/cycle (500 kSPS) regardless of timing; Impulse mode scales power linearly with throughput (77 mW @ 444 kSPS → 21 µW @ 100 SPS).

Key Specifications

Parameter	Value and Actual Design Meaning
Resolution	16 bits - delivers 38.15 µV LSB step size with 2.5 V reference, enabling sub-40 µV voltage measurement precision.
Analog Input Range	0 V to 2.5 V - unipolar range referenced to external 2.5 V source, compatible with ADR421 reference IC and low-noise drivers like AD8021.
Throughput Rate	570 kSPS (Warp), 500 kSPS (Normal), 444 kSPS (Impulse) - deterministic conversion timing enables synchronous multi-channel sampling without latency compensation.
DC Accuracy	±6 LSB INL, ±25 LSB unipolar zero error - ensures monotonicity and <0.1% full-scale error for calibrated sensor interfacing.
AC Performance	86 dB SNR, 98 dB SFDR at 100 kHz - supports high-fidelity spectrum analysis and medical waveform digitization up to 18 MHz input bandwidth.
Power Dissipation	77 mW @ 444 kSPS (Impulse), 7 µW max in power-down - enables ultra-low-power operation in portable diagnostic equipment and remote telemetry nodes.
Aperture Jitter	5 ps rms - minimizes sampling uncertainty for high-frequency signal capture, critical for undersampling RF applications.

Pinout & Package

AD7650ACPZ is packaged in a 48-lead Lead Frame Chip-Scale Package (LFCSP), measuring 7 mm × 7 mm × 0.85 mm, with exposed thermal pad for enhanced thermal performance in space-constrained industrial PCB layouts.

Pin/Terminal	Circuit Role	Design Meaning
IN+, IN–	Differential analog input pair	Accepts 0 V to 2.5 V unipolar signal; IN– serves as analog ground reference, not inverted input - requires matched trace routing to maintain CMRR >62 dB.
REF, REFGND	External reference interface	Drains 115 µA at 570 kSPS; requires low-impedance 2.5 V source (e.g., ADR421) with 47 µF bulk + 4.7 nF ceramic decoupling per datasheet Figure 5.
AVDD, AGND / DVDD, DGND / OVDD, OGND	Independent power domains	Separate analog (5 V), digital core (5 V), and I/O interface (2.7–5.25 V) supplies enable noise isolation - AVDD/DVDD must be within ±5% tolerance for specified DC accuracy.
CNVST	Conversion start trigger	Falling-edge sensitive; initiates acquisition phase (250 ns) then conversion - used for precise timing control in synchronized multi-ADC systems.
BUSY	Conversion status indicator	Active-HIGH open-drain output; falling edge signals valid data ready - can serve as hardware handshake for FPGA or microcontroller DMA transfers.
SER/PAR, OB/2C, WARP, IMPULSE	Mode configuration inputs	Hardware-selectable interface (parallel/serial) and performance mode (speed/power); no software register writes required - simplifies boot-time initialization.
DATA[15:0], RD, CS	Parallel data interface	16-bit bidirectional bus with standard 8080-style read protocol (CS+RD active-Low enables output) - compatible with legacy microcontrollers without SPI peripherals.
SDOUT, SCLK, SYNC, SDIN	Serial interface signals	2-wire SPI-compatible port supporting master/slave daisy-chaining; SDIN/RDERROR support cascaded ADC configurations without additional GPIO.

Key Features

Feature	Design Value
No pipeline delay	Immediate data availability after BUSY falls - eliminates FIFO buffering and timing compensation in real-time closed-loop control systems.
Three hardware-selectable modes	Warp (570 kSPS), Normal (500 kSPS), Impulse (scalable power) - enables single-BOM flexibility across test equipment, portable instruments, and always-on monitoring devices.
Single 5 V supply operation	Eliminates need for dual ±5 V or separate analog/digital rails - reduces bill-of-materials cost and PCB layer count in compact embedded designs.
Pin-to-pin compatibility with AD7664	Enables drop-in upgrade path to higher-speed 18-bit variant without layout revision - validated in Analog Devices' application note AN-665.
SPI/QSPI/MICROWIRE compatibility	Supports direct connection to TI C2000, ST STM32, and NXP Kinetis MCUs using standard peripheral drivers - no custom firmware abstraction layer required.

Applications

Portable Medical ECG Monitor	Industrial PLC Analog Input Module
Use Scenario: Digitizing low-amplitude, high-impedance biopotential signals (0.5–5 mV) from dry electrodes under battery-powered conditions with strict thermal limits. IC Role / Device Role / Timing Role: Primary ADC capturing 16-bit ECG waveforms at 1 kSPS in Impulse mode, synchronized to MCU timer via CNVST, with BUSY-driven DMA transfer. Use Value: 21 µW power at 100 SPS extends battery life beyond 72 hours; 5 ps aperture jitter preserves R-wave morphology fidelity for arrhythmia detection algorithms.	Use Scenario: High-density analog input channel in DIN-rail mounted programmable logic controller handling 4–20 mA current loops and thermocouple sensors across 16 channels. IC Role / Device Role / Timing Role: Per-channel ADC operating in Normal mode (500 kSPS), triggered by multiplexer select logic, with parallel interface feeding FPGA-based data aggregation engine. Use Value: ±6 LSB INL ensures <0.1% measurement repeatability across temperature; separate AVDD/DVDD domains suppress digital switching noise from affecting 16-bit sensor readings.
RF Spectrum Analyzer Front-End	Automotive Battery Management System (BMS)
Use Scenario: Undersampling 10–50 MHz IF signals in handheld spectrum analyzers where dynamic range and spurious-free performance are paramount. IC Role / Device Role / Timing Role: Direct RF sampling ADC in Warp mode, clocked by low-jitter oscillator, with serial interface streaming data to ARM Cortex-A processor over SPI. Use Value: 98 dB SFDR rejects adjacent channel interference; 18 MHz –3 dB input bandwidth supports Nyquist-rate sampling of 9 MHz IF bands without external anti-aliasing filters.	Use Scenario: Cell voltage monitoring in 12S Li-ion battery packs requiring simultaneous sampling of 12 cells with <1 mV absolute accuracy and thermal robustness. IC Role / Device Role / Timing Role: Precision ADC in Normal mode acquiring differential cell voltages referenced to isolated 2.5 V rail, with WARP disabled to guarantee accuracy across –40°C to +85°C. Use Value: Full-scale error ±0.12% of FSR ensures SOC estimation accuracy within ±0.5%; 7 µW power-down current minimizes quiescent drain during sleep cycles.

Portable Medical ECG Monitor

Industrial PLC Analog Input Module

Use Scenario: Digitizing low-amplitude, high-impedance biopotential signals (0.5–5 mV) from dry electrodes under battery-powered conditions with strict thermal limits.

IC Role / Device Role / Timing Role: Primary ADC capturing 16-bit ECG waveforms at 1 kSPS in Impulse mode, synchronized to MCU timer via CNVST, with BUSY-driven DMA transfer.

Use Value: 21 µW power at 100 SPS extends battery life beyond 72 hours; 5 ps aperture jitter preserves R-wave morphology fidelity for arrhythmia detection algorithms.

Use Scenario: High-density analog input channel in DIN-rail mounted programmable logic controller handling 4–20 mA current loops and thermocouple sensors across 16 channels.

IC Role / Device Role / Timing Role: Per-channel ADC operating in Normal mode (500 kSPS), triggered by multiplexer select logic, with parallel interface feeding FPGA-based data aggregation engine.

Use Value: ±6 LSB INL ensures <0.1% measurement repeatability across temperature; separate AVDD/DVDD domains suppress digital switching noise from affecting 16-bit sensor readings.

RF Spectrum Analyzer Front-End

Automotive Battery Management System (BMS)

Use Scenario: Undersampling 10–50 MHz IF signals in handheld spectrum analyzers where dynamic range and spurious-free performance are paramount.

IC Role / Device Role / Timing Role: Direct RF sampling ADC in Warp mode, clocked by low-jitter oscillator, with serial interface streaming data to ARM Cortex-A processor over SPI.

Use Value: 98 dB SFDR rejects adjacent channel interference; 18 MHz –3 dB input bandwidth supports Nyquist-rate sampling of 9 MHz IF bands without external anti-aliasing filters.

Use Scenario: Cell voltage monitoring in 12S Li-ion battery packs requiring simultaneous sampling of 12 cells with <1 mV absolute accuracy and thermal robustness.

IC Role / Device Role / Timing Role: Precision ADC in Normal mode acquiring differential cell voltages referenced to isolated 2.5 V rail, with WARP disabled to guarantee accuracy across –40°C to +85°C.

Use Value: Full-scale error ±0.12% of FSR ensures SOC estimation accuracy within ±0.5%; 7 µW power-down current minimizes quiescent drain during sleep cycles.

Equivalent & Alternatives

The following parts are listed as comparable options for similar 16-bit SAR ADC applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
AD7664ASTZ	18-bit resolution, 570 kSPS Warp mode, same 48-lead LQFP/LFCSP footprint and pinout - requires 5 V AVDD/DVDD but adds internal reference option.	Higher resolution needed for vibration analysis or high-end audio test equipment where ENOB >15.5 bits is mandatory.	Select AD7664ASTZ when upgrading from AD7650ACPZ for improved dynamic range without PCB redesign - verified pin-compatible per Analog Devices AN-665.
ADS8860IDRCT	16-bit, 1 MSPS, SPI-only interface, 1.8 V supply compatible, 0.5 µA power-down - lacks parallel interface and hardware mode pins, uses internal reference only.	Ultra-low-power IoT sensor node where 3 V logic and minimal external components outweigh need for dual-interface flexibility.	Choose ADS8860IDRCT for new designs prioritizing energy efficiency and simplified BOM over legacy parallel bus support or multi-mode configurability.

Compared with AD7650ACPZ, AD7664ASTZ provides 2 extra bits of resolution and internal reference capability while maintaining identical timing and packaging - ideal for precision upgrades; ADS8860IDRCT trades interface flexibility and external reference control for lower voltage operation and deeper sleep states, better suited for green-field battery-critical applications.

Availability

AD7650ACPZ is available at Aetrix Electronics and suitable for portable medical instrumentation, industrial PLC analog input modules, RF spectrum analyzer front-ends, and automotive battery management systems requiring stable component supply and long-term production continuity.

Supply support for AD7650ACPZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA, with design centers worldwide and ISO 9001-certified manufacturing.

The AD7650ACPZ belongs to Analog Devices' PulSAR® family of precision SAR ADCs, engineered for applications demanding high resolution, low latency, and configurable power-performance trade-offs in instrumentation, medical, and industrial control systems.

FAQ

What is the maximum sampling rate achievable with AD7650ACPZ in Warp mode?

The AD7650ACPZ achieves a maximum throughput rate of 570 kSPS in Warp mode, corresponding to a 1.75 µs complete conversion cycle. This mode requires that the time between consecutive conversions does not exceed 1 ms to guarantee full specified accuracy - the first conversion after power-up or extended idle periods should be discarded if this timing constraint is violated. AD7650ACPZ maintains this speed while delivering true 16-bit resolution without pipeline delay.

Does AD7650ACPZ require an external voltage reference, and what are the key requirements?

Yes, AD7650ACPZ requires an external 2.5 V reference applied to the REF pin, with REFGND tied to analog ground. The reference must supply up to 115 µA at 570 kSPS and exhibit low noise and high stability - Analog Devices recommends the ADR421 with 47 µF bulk and 4.7 nF ceramic decoupling. Reference voltage must stay within 2.3 V to (AVDD – 1.85 V) to ensure proper operation. AD7650ACPZ does not include an internal reference.

How does the power consumption of AD7650ACPZ scale across its three operating modes?

AD7650ACPZ power scales distinctly per mode: in Warp mode at 570 kSPS, it consumes 115 mW total; in Impulse mode, power is proportional to throughput - 77 mW at 444 kSPS, 21 µW at 100 SPS, and just 7 µW maximum in power-down state. Normal mode draws 115 mW at 500 kSPS. All values assume AVDD = DVDD = 5 V, OVDD = 2.7–5.25 V, and are measured per datasheet Rev. 0 specifications.

Is AD7650ACPZ pin-compatible with other devices in the PulSAR family?

Yes, AD7650ACPZ is explicitly documented as pin-to-pin compatible with the AD7664 in both 48-lead LQFP (ST-48) and LFCSP (CP-48) packages. This compatibility extends to all signal, power, and ground connections, allowing direct replacement in existing layouts. However, AD7664 offers 18-bit resolution and optional internal reference - users must validate firmware and reference circuit changes when upgrading. AD7650ACPZ datasheet Rev. 0 confirms this relationship in the "Circuit Information" section.

What interface options does AD7650ACPZ support, and how are they selected?

AD7650ACPZ supports both parallel and serial (SPI/QSPI/MICROWIRE-compatible) interfaces, selected via the SER/PAR pin: LOW enables 16-bit parallel data bus with RD/CS handshaking; HIGH configures pins DATA[4:11] as serial signals (SDOUT, SCLK, SYNC, SDIN). Output coding (straight binary or two's complement) is controlled by OB/2C. No configuration registers are involved - all interface behavior is hardware-defined, simplifying integration with resource-constrained controllers.

AD7650ACPZ Specifications

Product attributes: Attribute value

Manufacturer:: Analog Devices Inc.

Series:: -

Package/Case:: 48-VFQFN Exposed Pad, CSP

Packaging:: Tray

Product Status:: Obsolete

Number of Bits:: 16

Sampling Rate (Per Second):: 570k

Number of Inputs:: 1

Input Type:: Pseudo-Differential

Data Interface:: SPI, Parallel, DSP

Configuration:: S/H-ADC

Ratio - S/H:ADC:: 1:1

Number of A/D Converters:: 1

Architecture:: SAR

Reference Type:: External

Voltage - Supply, Analog:: 5V

Voltage - Supply, Digital:: 5V

Features:: -

Operating Temperature:: -40°C ~ 85°C

Supplier Device Package:: 48-LFCSP-VQ (7x7)

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

AD7650ACPZ FAQ

1.How can I place an order for AD7650ACPZ through Aetrix?

Please submit a Request for Quotation (RFQ) for AD7650ACPZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for AD7650ACPZ reliable?

The price and inventory of AD7650ACPZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD7650ACPZ is usually 5 days.

3.What payment methods are accepted for AD7650ACPZ?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD7650ACPZ transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for AD7650ACPZ?

AD7650ACPZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your AD7650ACPZ order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for AD7650ACPZ?

For technical support, including AD7650ACPZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD7650ACPZ requirements.

6.How does Aetrix verify that AD7650ACPZ is sourced from the original manufacturer or authorized distributors?

All AD7650ACPZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD7650ACPZ meets industry standards.

7.What is the process for return or replacement of AD7650ACPZ?

All AD7650ACPZ units undergo pre-shipment inspection (PSI). If there is an issue with AD7650ACPZ, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The AD7650ACPZ part is unused and in its original packaging.

Return procedure for AD7650ACPZ:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…