Analog Devices Inc. AD7654ASTZRL
- Part No.:
- AD7654ASTZRL
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 48-LQFP
- Datasheet:
-
AD7654ASTZRL.pdf
- Description:
- IC ADC 16BIT SAR 48LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,300
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD7654ASTZRL from Analog Devices is a dual-channel, simultaneous-sampling, 16-bit SAR analog-to-digital converter with 500 kSPS throughput in normal mode, ±3.5 LSB INL, 89 dB SNR at 100 kHz, and 0 V to 5 V unipolar input range-designed for high-precision AC motor control and 3-phase power monitoring systems requiring synchronized voltage/current acquisition.
For engineers reviewing the AD7654ASTZRL datasheet, AD7654ASTZRL pinout, AD7654ASTZRL application, or AD7654ASTZRL equivalent, key selection criteria include simultaneous sampling capability, dual 4-channel multiplexed analog inputs (INA1/INB1 or INA2/INB2), impulse-mode power scaling (2.6 mW at 10 kSPS), SPI/QSPI/MICROWIRE-compatible serial interface, and LQFP-48 package compatibility with industrial temperature range (−40°C to +85°C).
Technical Context
The AD7654ASTZRL integrates two independent track-and-hold amplifiers enabling true simultaneous sampling across two analog channels, each selectable via A0 control to acquire either INA1/INB1 or INA2/INB2 pairs. Its charge redistribution SAR architecture delivers no missing codes over 16 bits with internal error correction and no pipeline delay.
It supports dual interface modes: parallel 16-bit data bus (D[15:0]) with RD/CS/BUSY handshaking, and flexible 2-wire serial operation (SDOUT/SYNC/SCLK) configurable as master or slave, with programmable clock division (DIVSCLK[1:0]), active-low/high SYNC polarity (INVSYNC), and SCLK edge inversion (INVSCLK) for timing alignment.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 16-bit with no missing codes - guarantees monotonicity and full-scale code coverage for precision measurement. |
| Throughput Rate | 500 kSPS (normal mode); 444 kSPS (impulse mode) - enables real-time capture of fast transients in motor current waveforms. |
| INL | ±3.5 LSB max (±0.0053% FSR) - ensures accurate amplitude fidelity in closed-loop feedback control loops. |
| SNR | 89 dB typ at 100 kHz - supports clean digitization of high-frequency sensor signals without added quantization noise. |
| Analog Input Range | 0 V to 5 V unipolar - directly interfaces with standard industrial signal conditioning stages without level-shifting. |
| Power Dissipation | 120 mW typical at 500 kSPS; 2.6 mW at 10 kSPS - allows dynamic power scaling for battery-backed or thermally constrained systems. |
| Aperture Matching | 30 ps channel-to-channel - preserves phase coherence between synchronized voltage and current samples for accurate power calculation. |
Pinout & Package
AD7654ASTZRL is packaged in a 48-lead low-profile quad flat package (LQFP-48), RoHS-compliant, with exposed pad connected to AGND. Pin 1 marked by dot; EPAD not required for specified performance but recommended for thermal stability.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| INA1, INA2, INB1, INB2 | Analog input channels | Four differential-capable inputs grouped as two simultaneous pairs (A0 selects INA1/INB1 or INA2/INB2) for dual isolated sensing paths. |
| A0 | Multiplexer select | Digital control determining which input pair (1 or 2) is sampled simultaneously - critical for system-level channel routing. |
| CNVST | Conversion start trigger | Falling-edge–sensitive input initiating hold-and-convert sequence; in impulse mode, held-low behavior enables deterministic timing. |
| BUSY / EOC | Status outputs | BUSY goes high at conversion start and falls when both channel results are latched; EOC pulses per channel - used for precise interrupt-driven read timing. |
| SER/PAR, D[0:15], SDOUT, SYNC, SCLK | Interface configuration & data I/O | Selects parallel (16-bit D[15:0]) or serial (3-wire) mode; serial pins support daisy-chaining (SDIN/SDOUT), frame sync (SYNC), and clock polarity/inversion control. |
Key Features
| Feature | Design Value |
|---|---|
| Simultaneous sampling | Two independent track-and-hold circuits eliminate inter-channel skew - essential for vector-controlled motor drives requiring phase-aligned voltage/current data. |
| Impulse power mode | Dynamic power scaling down to 2.6 mW at 10 kSPS - extends runtime in portable power quality analyzers without sacrificing resolution. |
| No pipeline delay | Immediate result availability after BUSY deassertion - enables tight-loop deterministic firmware response within one sample period. |
| Flexible reference architecture | Dual reference inputs (REFA/REFB) with dedicated REFGND - supports independent gain calibration per channel in multi-sensor systems. |
| Robust digital interface | Parallel and serial modes compatible with 3 V or 5 V logic; INVSYNC/INVSCLK/DIVSCLK allow timing adaptation to diverse host processors (DSP, FPGA, MCU). |
Applications
| AC Motor Control | 3-Phase Power Monitoring |
|---|---|
|
Use Scenario: Real-time acquisition of phase voltage and current in servo drive inverters for field-oriented control (FOC). IC Role / Device Role / Timing Role: Simultaneously samples INA1 (phase A voltage) and INB1 (phase A current) with ≤30 ps aperture mismatch to preserve vector angle integrity. Use Value: Enables accurate torque estimation and PWM update within <2 µs latency, meeting IEC 61800-3 response requirements. |
Use Scenario: Continuous monitoring of line-to-line voltages and neutral-referenced currents in industrial UPS systems. IC Role / Device Role / Timing Role: Uses A0 multiplexer to alternate between INA1/INB1 (L1–N voltage & current) and INA2/INB2 (L2–N voltage & current) on successive conversions. Use Value: Delivers synchronized 16-bit samples at 444 kSPS in impulse mode, sustaining >99.9% uptime during brownout detection without thermal throttling. |
| Data Acquisition for Energy Meters | Communications Baseband Sampling |
|
Use Scenario: High-accuracy metering of active/reactive power in Class 0.2 utility meters with anti-tampering diagnostics. IC Role / Device Role / Timing Role: Converts four analog inputs (voltage, current, temperature, auxiliary) using internal 4:2 multiplexer topology and external reference buffering. Use Value: ±3.5 LSB INL and 89 dB SNR ensure metrology-grade accuracy compliant with IEC 62053-22 over −40°C to +85°C. |
Use Scenario: Digitizing IF signals in software-defined radio (SDR) front-ends requiring wide dynamic range and low distortion. IC Role / Device Role / Timing Role: Operates in normal mode at 500 kSPS with THD = −100 dB and SFDR = 105 dB to resolve weak adjacent-channel signals. Use Value: Supports 12-bit ENOB at 100 kHz input, enabling 16-QAM demodulation without baseband resampling artifacts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel simultaneous-sampling ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7655ASTZ | Same pinout, identical architecture, but rated for extended temperature (−40°C to +105°C) and higher SNR (91 dB typ). | Preferred for automotive traction inverters where junction temperature exceeds +85°C ambient. | Select AD7655ASTZ when operating beyond +85°C or requiring tighter AC specs; otherwise AD7654ASTZRL offers cost-optimized industrial performance. |
| ADS8588HIPM | 8-channel, 18-bit, 100 kSPS SAR ADC with integrated reference and sequencer; larger 64-pin HTQFP package. | Targets high-channel-count systems like power analyzer modules needing automatic scan sequencing. | Choose ADS8588HIPM for >4-channel needs or built-in reference convenience; AD7654ASTZRL remains optimal for dual-channel, low-latency, low-power designs. |
Compared with AD7655ASTZ, AD7654ASTZRL trades extended temperature rating and marginal SNR improvement for lower unit cost and identical footprint compatibility; versus ADS8588HIPM, it provides faster throughput and smaller package at the expense of channel count and integrated reference - making AD7654ASTZRL the preferred choice for compact, dual-path industrial control nodes.
Availability
AD7654ASTZRL is available at Aetrix Electronics and suitable for AC motor control, 3-phase power monitoring, and energy metering applications requiring stable component supply, long-term lifecycle assurance, and traceable sourcing for industrial OEM programs.
Supply support for AD7654ASTZRL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA, with design centers worldwide and ISO 9001-certified manufacturing.
The AD7654ASTZRL belongs to Analog Devices' PulSAR® family of precision SAR ADCs, engineered specifically for industrial automation, motor control, and power electronics where simultaneous sampling, low latency, and robust serial/parallel interfacing are mandatory.
FAQ
What is the maximum sampling rate of the AD7654ASTZRL in normal mode?
The AD7654ASTZRL achieves a maximum throughput rate of 500 kSPS in normal mode, corresponding to a complete conversion cycle time of 2 μs. This specification is guaranteed over the full industrial temperature range (−40°C to +85°C) with AVDD = DVDD = 5 V and OVDD = 2.7 V to 5.25 V. The AD7654ASTZRL maintains this rate while delivering 16-bit resolution with no missing codes and ±3.5 LSB INL.
Does the AD7654ASTZRL support true differential input configurations?
The AD7654ASTZRL does not implement true differential input architecture; it features pseudo-differential inputs with independent ground-sense pins (INAN, INBN) per channel. Each analog input pair (e.g., INA1/INAN) operates in unipolar 0 V to 5 V mode, referenced to its dedicated ground sense. While it supports common-mode rejection (55 dB at 100 kHz), it lacks fully differential front-end circuitry like the AD7676 or AD7623 - confirming AD7654ASTZRL as a pseudo-differential SAR ADC per Analog Devices' PulSAR® selection table.
Can the AD7654ASTZRL operate with a 3 V digital interface while using a 5 V analog supply?
Yes, the AD7654ASTZRL supports mixed-voltage operation: AVDD and DVDD require 4.75 V to 5.25 V for analog and core digital logic, while OVDD (I/O interface supply) accepts 2.7 V to 5.25 V - enabling direct connection to 3 V microcontrollers or FPGAs. Digital inputs (VIH min = 2.0 V) and outputs (VOH = OVDD − 0.2 V) are fully compatible with 3 V logic levels when OVDD = 3.3 V, as verified in Table 2 and Figure 3 of the Rev. D datasheet.
How does the A0 pin affect analog input selection on the AD7654ASTZRL?
The A0 pin on the AD7654ASTZRL controls the internal analog multiplexer to select between two simultaneous sampling pairs: when A0 = low, INA1 and INB1 are acquired together; when A0 = high, INA2 and INB2 are sampled simultaneously. This hardware-selectable pairing enables flexible signal routing without software reconfiguration, and the selection is latched at the CNVST falling edge - ensuring deterministic channel binding per conversion cycle.
Is the AD7654ASTZRL pin-compatible with other devices in the PulSAR® family?
The AD7654ASTZRL shares the same 48-lead LQFP package footprint and core signal mapping (CNVST, BUSY, RD, CS, D[15:0], etc.) with AD7655ASTZ, enabling drop-in replacement in most layouts. However, it is not pin-compatible with AD7650/AD7652 (44-lead TQFP) or AD7653 (48-lead LFCSP with different pin 1 location and EPAD configuration). Always verify mechanical and thermal constraints before substitution, as AD7654ASTZRL's LQFP variant differs from LFCSP-packaged members.
AD7654ASTZRL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- PulSAR®
- Package/Case:
- 48-LQFP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 16
- Sampling Rate (Per Second):
- 500k
- Number of Inputs:
- 2, 4
- Input Type:
- Pseudo-Differential, Single Ended
- Data Interface:
- SPI, Parallel, DSP
- Configuration:
- MUX-S/H-MUX-ADC
- Ratio - S/H:ADC:
- 2:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 5V
- Features:
- Simultaneous Sampling
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 48-LQFP (7x7)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD7654ASTZRL FAQ
1.How can I place an order for AD7654ASTZRL through Aetrix?
Please submit a Request for Quotation (RFQ) for AD7654ASTZRL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD7654ASTZRL reliable?
The price and inventory of AD7654ASTZRL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD7654ASTZRL is usually 5 days.
3.What payment methods are accepted for AD7654ASTZRL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD7654ASTZRL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD7654ASTZRL?
AD7654ASTZRL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD7654ASTZRL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD7654ASTZRL?
For technical support, including AD7654ASTZRL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD7654ASTZRL requirements.
6.How does Aetrix verify that AD7654ASTZRL is sourced from the original manufacturer or authorized distributors?
All AD7654ASTZRL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD7654ASTZRL meets industry standards.
7.What is the process for return or replacement of AD7654ASTZRL?
All AD7654ASTZRL units undergo pre-shipment inspection (PSI). If there is an issue with AD7654ASTZRL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD7654ASTZRL part is unused and in its original packaging.
Return procedure for AD7654ASTZRL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD7654ASTZRL Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

