Analog Devices Inc. AD7655ASTZRL
- Part No.:
- AD7655ASTZRL
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 48-LQFP
- Datasheet:
-
AD7655ASTZRL.pdf
- Description:
- IC ADC 16BIT SAR 48LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:7,066
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD7655ASTZRL from Analog Devices is a low-cost, 4-channel, 16-bit, simultaneous-sampling SAR ADC with dual track-and-hold amplifiers, 500 kSPS throughput in normal mode, 0 V to 5 V analog input range, and parallel/serial (SPI/QSPI/MICROWIRE/DSP-compatible) interface - used in 3-phase power control and AC motor control systems requiring precise multichannel voltage/current acquisition.
For engineers reviewing the AD7655ASTZRL datasheet, AD7655ASTZRL pinout, AD7655ASTZRL application, or AD7655ASTZRL equivalent, key selection considerations include simultaneous dual-channel sampling capability, impulse-mode power scaling (2.6 mW at 10 kSPS), no pipeline delay, 48-lead LQFP package compatibility, and true differential input support via INA1/INB1 and INA2/INB2 pairs.
Technical Context
The AD7655ASTZRL implements a charge redistribution SAR architecture with two independent track-and-hold amplifiers enabling true simultaneous sampling across two differential input pairs. Its A0 multiplexer control selects between INA1/INB1 (A0 = LOW) or INA2/INB2 (A0 = HIGH), supporting 4-channel acquisition in one conversion cycle.
It features internal error correction, an integrated conversion clock, and dual interface modes: parallel 16-bit bus (with BYTESWAP and A/B channel select) and 2-wire serial (master/slave, configurable SYNC/SCLK/SDOUT timing). Power dissipation scales dynamically with throughput in impulse mode, dropping from 120 mW at 500 kSPS to 2.6 mW at 10 kSPS.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 16-bit - delivers 76.294 µV LSB step size over 0 V to 5 V full-scale range. |
| Throughput Rate | 500 kSPS (normal mode) - enables real-time capture of 100 kHz signals with ≥2× Nyquist margin. |
| Analog Input Range | 0 V to 5 V unipolar - compatible with standard industrial sensor outputs and op-amp buffers without level-shifting. |
| Channel Architecture | 4-channel with 2 simultaneous-sampling T/H amplifiers - supports synchronized acquisition of phase currents/voltages in motor drives. |
| Power Dissipation | 120 mW typical at 500 kSPS - optimized for thermally constrained industrial modules; drops to 2.6 mW in impulse mode at 10 kSPS. |
| Digital Interface | Parallel or SPI/QSPI/MICROWIRE/DSP-compatible serial - interoperable with 3 V/5 V microcontrollers and DSPs without level translators. |
| Reference Support | External 2.3 V to 2.5 V reference (REFx/REFGND pins) - allows precision calibration and ratiometric measurement with external sensors. |
Pinout & Package
AD7655ASTZRL is packaged in a 48-lead LQFP (Lead Quad Flat Package) with exposed pad grounded per datasheet Figure 4. Pin functions are validated per AD7655 Rev. E datasheet Table 6 and Figure 4 top-view layout.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| INA1, INB1 / INA2, INB2 | Differential analog inputs (two pairs) | Selectable via A0: simultaneous sampling of either pair enables synchronized 3-phase current sensing or dual-loop feedback. |
| A0 | Multiplexer control input | LOW selects INA1/INB1; HIGH selects INA2/INB2 - enables software-configurable channel grouping without hardware change. |
| CNVST | Conversion start trigger | Falling-edge–initiated hold-and-convert sequence; in impulse mode, held LOW after acquisition triggers immediate conversion. |
| BUSY / EOC | Status outputs | BUSY goes HIGH at conversion start and LOW when both channel results are latched; EOC pulses per channel - provides precise timing for DMA or interrupt-driven reads. |
| SER/PAR, A/B, BYTESWAP | Interface configuration | SER/PAR selects serial/parallel mode; A/B selects channel read order; BYTESWAP configures MSB/LSB byte alignment - enables flexible host processor integration. |
| REF, REFA, REFB, REFGND | Reference voltage terminals | Supports independent reference per channel (REFA/REFB) or shared REF - critical for isolated current sensing with separate shunt amplifiers. |
Key Features
| Feature | Design Value |
|---|---|
| Simultaneous dual-channel sampling | Two independent track-and-hold amplifiers eliminate inter-channel skew (<30 ps aperture delay matching), essential for vector-controlled motor drives. |
| Impulse mode power scaling | Power drops linearly with throughput (2.6 mW at 10 kSPS), enabling battery-backed or energy-harvested monitoring nodes without sacrificing resolution. |
| No pipeline delay | Conversion results available immediately post-BUSY low - eliminates latency-induced phase errors in closed-loop control algorithms. |
| True differential input architecture | INAx/INBx pairs accept ±2.5 V differential signals (0 V to 5 V common-mode), rejecting common-mode noise in noisy industrial environments. |
| Pin-to-pin compatibility with AD7654 | Enables drop-in upgrade path from 14-bit to 16-bit resolution in existing LQFP-48 designs without PCB rework. |
Applications
| AC Motor Control | 3-Phase Power Control |
|---|---|
|
Use Scenario: Real-time acquisition of three-phase stator currents and DC bus voltage in variable-frequency drives. IC Role / Device Role / Timing Role: Simultaneously samples INA1/INB1 (phase A current) and INA2/INB2 (phase B current) on single CNVST edge; EOC signals synchronize PWM update timing. Use Value: <30 ps inter-channel aperture matching ensures accurate Clarke/Park transforms; 16-bit resolution resolves torque ripple below 0.1% FSR. |
Use Scenario: Monitoring line voltage, neutral current, and harmonic content in active power filters and STATCOM systems. IC Role / Device Role / Timing Role: Uses A0 multiplexer to alternate between voltage and current channels while maintaining phase coherence across all four inputs. Use Value: 98 dB SFDR and 86 dB SNR enable clean spectral analysis up to 100 kHz; 10 MHz −3 dB bandwidth captures 50th harmonics of 50 Hz mains. |
| Uninterruptible Power Supplies | 4-Channel Data Acquisition |
|
Use Scenario: Battery voltage, inverter output voltage, load current, and temperature monitoring during grid failure and battery discharge cycles. IC Role / Device Role / Timing Role: Operates in impulse mode (444 kSPS) during fault events, then scales down to 10 kSPS for standby monitoring - managed via PD and IMPULSE pins. Use Value: 2.6 mW standby power extends backup runtime; internal error correction maintains ±6 LSB INL across −40°C to +85°C operating range. |
Use Scenario: Modular test equipment capturing sensor data from pressure, temperature, strain, and flow transducers in lab or field deployments. IC Role / Device Role / Timing Role: Parallel interface with RD/CS enables burst reads into FPGA FIFOs; BYTESWAP supports little/big-endian host processors without software byte-swapping. Use Value: 500 kSPS aggregate throughput supports oversampling for noise reduction; 48-lead LQFP footprint simplifies thermal management in dense PCB layouts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multichannel, simultaneous-sampling ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7654ASTZ | 14-bit resolution, same 48-lead LQFP package, identical pinout and interface logic. | Limited to 14-bit dynamic range (80 dB SNR); insufficient for high-fidelity harmonic analysis or low-torque motor control. | Choose AD7654ASTZ only when cost sensitivity outweighs need for 16-bit precision and 98 dB SFDR. |
| AD7656ASTZ | 6-channel, 16-bit, 250 kSPS, higher power (160 mW), different pinout (no A0 multiplexer, fixed channel mapping). | Requires PCB redesign due to non-pin-compatible 64-lead LQFP; lower throughput limits high-speed control loop bandwidth. | Choose AD7656ASTZ only when six synchronized channels are required and 250 kSPS meets system timing constraints. |
Compared with AD7654ASTZ, AD7655ASTZRL adds 2 bits of resolution and 18 dB SFDR improvement at same speed; compared with AD7656ASTZ, it trades 2 channels and 250 kSPS for pin compatibility, 500 kSPS, and lower power - making AD7655ASTZRL optimal for cost-sensitive, space-constrained 4-channel industrial control upgrades.
Availability
AD7655ASTZRL is available at Aetrix Electronics and suitable for AC motor control, 3-phase power control, and uninterruptible power supplies requiring stable component supply, long-term industrial lifecycle support, and RoHS-compliant packaging.
Supply support for AD7655ASTZRL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA, with design centers worldwide and ISO 9001-certified manufacturing.
The AD7655ASTZRL belongs to Analog Devices' PulSAR® family of precision SAR ADCs, engineered specifically for industrial automation, motor control, and power quality monitoring where simultaneous sampling, low latency, and robust noise immunity are mandatory.
FAQ
What is the maximum sampling rate of the AD7655ASTZRL in normal mode?
The AD7655ASTZRL achieves a maximum throughput rate of 500 kSPS in normal mode, corresponding to a complete dual-channel conversion cycle every 2 µs. This specification is confirmed in the Rev. E datasheet Table 2 and applies to the AD7655ASTZRL in its specified operating conditions (AVDD = DVDD = 5 V, T = −40°C to +85°C). The part maintains full 16-bit accuracy and linearity at this rate.
Does the AD7655ASTZRL support true differential input configurations?
Yes, the AD7655ASTZRL supports true differential inputs via two independent pairs: INA1/INB1 and INA2/INB2. Each pair accepts a differential signal with 0 V to 5 V common-mode range and provides >92 dB channel-to-channel isolation at 100 kHz. The datasheet explicitly defines these as differential analog inputs (Table 6, Pin Descriptions), and the functional block diagram confirms dedicated front-end track-and-hold paths per pair.
How does impulse mode affect power consumption in the AD7655ASTZRL?
In impulse mode (IMPULSE = HIGH), the AD7655ASTZRL reduces power dissipation proportionally to throughput: 120 mW at 500 kSPS, 114 mW at 444 kSPS, and 2.6 mW at 10 kSPS. This behavior is measured and specified in Table 2 of the Rev. E datasheet under "Power Dissipation" and enables ultra-low-power operation during idle or diagnostic states without sacrificing resolution or accuracy.
Is the AD7655ASTZRL pin-to-pin compatible with any other Analog Devices ADCs?
Yes, the AD7655ASTZRL is pin-to-pin compatible with the AD7654ASTZ, as stated in the "Features" section and confirmed in the "Product Highlights" of the Rev. E datasheet. Both devices share identical 48-lead LQFP footprints, identical pin functions (including A0, SER/PAR, BUSY, EOC), and identical interface timing - enabling direct replacement to upgrade from 14-bit to 16-bit resolution without PCB modification.
What reference voltage options are supported by the AD7655ASTZRL?
The AD7655ASTZRL supports external reference voltages from 2.3 V to 2.5 V applied to the REF pin, with REFA and REFB allowing independent reference routing to Channel A and Channel B respectively. The datasheet specifies that VREF = 2.5 V is used for all AC/DC performance testing, and the reference current drain is 180 µA at 500 kSPS - confirming direct drive capability from precision references like ADR4525 or REF192.
AD7655ASTZRL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- PulSAR®
- Package/Case:
- 48-LQFP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 16
- Sampling Rate (Per Second):
- 1M
- Number of Inputs:
- 2, 4
- Input Type:
- Pseudo-Differential, Single Ended
- Data Interface:
- SPI, Parallel, DSP
- Configuration:
- MUX-S/H-MUX-ADC
- Ratio - S/H:ADC:
- 2:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 5V
- Features:
- Simultaneous Sampling
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 48-LQFP (7x7)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD7655ASTZRL FAQ
1.How can I place an order for AD7655ASTZRL through Aetrix?
Please submit a Request for Quotation (RFQ) for AD7655ASTZRL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD7655ASTZRL reliable?
The price and inventory of AD7655ASTZRL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD7655ASTZRL is usually 5 days.
3.What payment methods are accepted for AD7655ASTZRL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD7655ASTZRL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD7655ASTZRL?
AD7655ASTZRL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD7655ASTZRL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD7655ASTZRL?
For technical support, including AD7655ASTZRL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD7655ASTZRL requirements.
6.How does Aetrix verify that AD7655ASTZRL is sourced from the original manufacturer or authorized distributors?
All AD7655ASTZRL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD7655ASTZRL meets industry standards.
7.What is the process for return or replacement of AD7655ASTZRL?
All AD7655ASTZRL units undergo pre-shipment inspection (PSI). If there is an issue with AD7655ASTZRL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD7655ASTZRL part is unused and in its original packaging.
Return procedure for AD7655ASTZRL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD7655ASTZRL Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

