Analog Devices Inc. AD7655SCP-EP-RL
- Part No.:
- AD7655SCP-EP-RL
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 48-VFQFN Exposed Pad, CSP
- Datasheet:
-
AD7655SCP-EP-RL.pdf
- Description:
- IC ADC 16BIT SAR 48LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:3,235
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD7655SCP-EP-RL from Analog Devices is a 4-channel, 16-bit, 1 MSPS simultaneous-sampling SAR ADC with dual track-and-hold amplifiers, single 5 V supply operation, and parallel/serial (SPI/QSPI/MICROWIRE/DSP-compatible) interface - used in high-precision, multichannel data acquisition for AC motor control and 3-phase power systems.
For engineers reviewing the AD7655SCP-EP-RL datasheet, AD7655SCP-EP-RL pinout, AD7655SCP-EP-RL application, or AD7655SCP-EP-RL equivalent, key selection factors include military-grade temperature range (−55°C to +125°C), impulse mode power scaling (2.6 mW at 10 kSPS), 48-lead LFCSP package (CP-48-1), and true simultaneous sampling of two differential channel pairs via A0-controlled multiplexer.
Technical Context
The AD7655SCP-EP-RL implements charge redistribution SAR architecture with internal conversion clock and error correction circuitry. It integrates two independent wide-bandwidth track-and-hold amplifiers feeding a shared 16-bit ADC core, enabling true simultaneous sampling across two differential input pairs (INA1/INB1 or INA2/INB2) selected by A0.
It supports dual operating modes: normal mode (1 MSPS, 120 mW) and impulse mode (888 kSPS, scalable power down to 2.6 mW). Interface flexibility includes 16-bit parallel bus or 2-wire serial (master/slave) with configurable SYNC polarity, SCLK inversion, and byte-swapping - all compatible with 3 V or 5 V logic levels.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 16-bit SAR - delivers 76.294 µV LSB step size over 0 V to 5 V input range. |
| Throughput Rate | 1 MSPS (normal mode); 888 kSPS (impulse mode) - enables real-time capture of fast transients in motor control loops. |
| Analog Input Range | 0 V to 5 V unipolar - simplifies signal conditioning when paired with rail-to-rail op-amps or resistive dividers. |
| Channel Configuration | 4-channel pseudo-differential with 2 T/Hs - supports simultaneous sampling of two independent differential pairs per conversion cycle. |
| Power Dissipation | 120 mW at 1 MSPS; 2.6 mW at 10 kSPS - allows dynamic power management in battery-backed or thermally constrained systems. |
| Temperature Range | −55°C to +125°C - qualified for defense, aerospace, and harsh industrial environments per AQEC standard. |
| Reference Support | External 2.3 V to 2.5 V reference - enables precision scaling and noise immunity versus internal reference drift. |
Pinout & Package
AD7655SCP-EP-RL uses a 48-lead Lead Frame Chip Scale Package (LFCSP), CP-48-1 variant: 7 mm × 7 mm body, 0.85 mm height, exposed thermal pad connected to AGND (optional for performance).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| INA1 / INB1 INA2 / INB2 | Differential analog inputs (two channel pairs) | A0 selects which pair (1 or 2) is sampled simultaneously - critical for phase-aligned acquisition in 3-phase systems. |
| A0 | Multiplexer control input | Logic-level select for input pair routing; no external timing constraints - simplifies FPGA/CPLD interface design. |
| CNVST | Conversion start trigger | Falling-edge initiated hold-and-convert; impulse mode allows immediate restart after acquisition - enables deterministic jitter control. |
| BUSY / EOC | Status outputs | BUSY asserts for full dual-channel conversion time (1.75 µs); EOC pulses per channel - supports pipelined readout or interrupt-driven firmware. |
| SER/PAR RD / CS | Interface mode and control | Hardware-selectable serial/parallel mode; RD/CS enable data latching without software polling overhead. |
| OVDD | I/O interface supply | Independent 2.7 V–5.25 V rail - decouples digital I/O voltage from core DVDD, enabling direct interfacing to 3 V microcontrollers. |
Key Features
| Feature | Design Value |
|---|---|
| Simultaneous dual-channel sampling | Enables phase-coherent acquisition across motor current/voltage sensors without inter-channel skew or software synchronization. |
| Impulse mode power scaling | Reduces power linearly with throughput - extends operational life in low-duty-cycle monitoring applications like UPS event logging. |
| Pin-to-pin compatibility with AD7654 | Allows drop-in upgrade path to higher channel count while reusing existing PCB layout and firmware drivers. |
| True 16-bit no missing codes | Guarantees monotonicity and full resolution across full temperature range - essential for closed-loop control fidelity. |
| 86 dB SNR at 100 kHz | Supports >13 ENOB in mid-frequency band - sufficient for Class A power quality analyzers and servo position feedback. |
Applications
| AC Motor Control | 3-Phase Power Monitoring |
|---|---|
Use Scenario: Real-time measurement of three-phase current and DC bus voltage in variable-frequency drives. IC Role / Device Role / Timing Role: Simultaneous sampling of two differential current channels (e.g., IA/IB) and one voltage channel (e.g., VDC) via time-multiplexed A0 switching - maintains phase alignment across PWM cycles. Use Value: Eliminates inter-channel timing skew that causes torque ripple; 1 MSPS throughput captures IGBT switching artifacts up to 500 kHz. |
Use Scenario: Continuous waveform capture for harmonic analysis and fault detection in industrial power distribution panels. IC Role / Device Role / Timing Role: Dual simultaneous sampling of line-to-line voltages (e.g., VAB/VBC) with synchronized hold - preserves phase angle integrity for FFT-based THD calculation. Use Value: 98 dB SFDR ensures clean spectral separation of 50/60 Hz fundamentals from 25th harmonic; −92 dB channel isolation prevents crosstalk-induced measurement error. |
| Uninterruptible Power Supplies (UPS) | Communications Baseband Acquisition |
Use Scenario: Fast transient detection during grid failure and seamless transfer to battery backup in online double-conversion UPS units. IC Role / Device Role / Timing Role: High-speed acquisition of input AC waveform zero-crossing and output inverter voltage under load - triggered by BUSY/EOC for deterministic latency. Use Value: 250 ns transient response and <2 ns aperture jitter enable sub-microsecond fault response; impulse mode cuts standby power to 2.6 mW. |
Use Scenario: Digitizing baseband I/Q signals from RF front-ends in software-defined radio test equipment. IC Role / Device Role / Timing Role: Parallel-mode 16-bit data output synchronized to RD/CS - interfaces directly to FPGA fabric without glue logic or FIFO buffering. Use Value: 120 mW at 1 MSPS enables dense channel packing on multi-ADC boards; SPI-compatible serial mode supports daisy-chained configuration for system scalability. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multichannel, simultaneous-sampling ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7654-EP | 2-channel, 16-bit, 1 MSPS; same LFCSP package and pinout but half the input channels. | Lacks 4-channel multiplexing and A0 control - suitable only where dual simultaneous sampling suffices. | Select when cost or board space constraints outweigh need for four-input flexibility. |
| AD7655BCPZ-RL7 | Commercial-grade (−40°C to +85°C); identical electrical specs and pinout but non-EP qualification. | Not qualified for defense/aerospace use; lacks AQEC compliance and controlled baseline manufacturing. | Choose for industrial automation or test equipment where extended temperature is not required. |
Compared with AD7654-EP, AD7655SCP-EP-RL adds 2 extra analog input channels and A0 multiplexing for flexible dual-pair acquisition, while retaining pin compatibility. Versus AD7655BCPZ-RL7, it provides guaranteed operation across −55°C to +125°C with full EP documentation traceability - critical for mission-critical deployments.
Availability
AD7655SCP-EP-RL is available at Aetrix Electronics and suitable for AC motor control, 3-phase power monitoring, and uninterruptible power supplies requiring stable component supply across extended temperature and long lifecycle commitments.
Supply support for AD7655SCP-EP-RL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The AD7655-EP belongs to Analog Devices' PulSAR® family of precision SAR ADCs, designed specifically for high-speed, multichannel data acquisition in defense, aerospace, and industrial systems demanding extended temperature operation and enhanced reliability.
FAQ
What is the operating temperature range of the AD7655SCP-EP-RL?
The AD7655SCP-EP-RL is rated for continuous operation from −55°C to +125°C. This military-grade temperature range is validated per AQEC standards and supported by controlled manufacturing baseline, product change notification, and qualification data available on request - making it suitable for avionics, downhole tools, and engine control units where ambient extremes are routine.
Does the AD7655SCP-EP-RL support true simultaneous sampling across all four channels?
No - the AD7655SCP-EP-RL performs true simultaneous sampling across two differential channels per conversion cycle (e.g., INA1/INB1 or INA2/INB2), selected by the A0 pin. Its architecture uses two track-and-hold amplifiers feeding a shared 16-bit SAR core, enabling 4-channel acquisition via time-multiplexed pair selection rather than four independent samplers.
How does impulse mode reduce power consumption in the AD7655SCP-EP-RL?
In impulse mode (IMPULSE = HIGH), the AD7655SCP-EP-RL scales power dissipation proportionally with throughput: 2.6 mW at 10 kSPS, 114 mW at 888 kSPS. This is achieved by dynamically gating internal clock and bias circuits between conversions - unlike normal mode's fixed 120 mW draw - allowing significant energy savings in burst-mode or event-triggered acquisition.
Is the AD7655SCP-EP-RL pin-compatible with any other Analog Devices ADCs?
Yes - the AD7655SCP-EP-RL is pin-to-pin compatible with the AD7654-EP. Both share identical 48-lead LFCSP (CP-48-1) packaging, power pin assignments, interface signaling (SER/PAR, RD, CS), and control logic (CNVST, RESET, PD), enabling hardware reuse when upgrading from dual- to quad-input acquisition capability.
What reference voltage options are supported by the AD7655SCP-EP-RL?
The AD7655SCP-EP-RL requires an external reference voltage applied to the REF pin, with a valid range of 2.3 V to 2.5 V (or up to AVDD/2). It draws 180 µA from the reference at 1 MSPS. The device does not include an internal reference; using a precision 2.5 V reference (e.g., ADR4525) ensures full 16-bit accuracy and minimizes full-scale error drift (±2 ppm/°C).
AD7655SCP-EP-RL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- PulSAR®
- Package/Case:
- 48-VFQFN Exposed Pad, CSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Number of Bits:
- 16
- Sampling Rate (Per Second):
- 1M
- Number of Inputs:
- 2, 4
- Input Type:
- Pseudo-Differential, Single Ended
- Data Interface:
- SPI, Parallel, DSP
- Configuration:
- MUX-S/H-MUX-ADC
- Ratio - S/H:ADC:
- 2:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 5V
- Features:
- Simultaneous Sampling
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 48-LFCSP-VQ (7x7)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD7655SCP-EP-RL FAQ
1.How can I place an order for AD7655SCP-EP-RL through Aetrix?
Please submit a Request for Quotation (RFQ) for AD7655SCP-EP-RL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD7655SCP-EP-RL reliable?
The price and inventory of AD7655SCP-EP-RL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD7655SCP-EP-RL is usually 5 days.
3.What payment methods are accepted for AD7655SCP-EP-RL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD7655SCP-EP-RL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD7655SCP-EP-RL?
AD7655SCP-EP-RL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD7655SCP-EP-RL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD7655SCP-EP-RL?
For technical support, including AD7655SCP-EP-RL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD7655SCP-EP-RL requirements.
6.How does Aetrix verify that AD7655SCP-EP-RL is sourced from the original manufacturer or authorized distributors?
All AD7655SCP-EP-RL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD7655SCP-EP-RL meets industry standards.
7.What is the process for return or replacement of AD7655SCP-EP-RL?
All AD7655SCP-EP-RL units undergo pre-shipment inspection (PSI). If there is an issue with AD7655SCP-EP-RL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD7655SCP-EP-RL part is unused and in its original packaging.
Return procedure for AD7655SCP-EP-RL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD7655SCP-EP-RL Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

