My Inquiry
My Account
Analog Devices Inc. AD7660ACPZ
- Part No.:
- AD7660ACPZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 48-VFQFN Exposed Pad, CSP
- Datasheet:
-
AD7660ACPZ.pdf
- Description:
- IC ADC 16BIT UNIPOLAR 48LFCSP
- Quantity:
- Payment:
- Shipping:
Inventory:1,108
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD7660ACPZ from Analog Devices is a 16-bit, 100 kSPS unipolar successive-approximation register (SAR) ADC with internal charge redistribution DAC, single 5 V supply operation, and dual serial/parallel interface. It delivers 87 dB SNR at 10 kHz and 3 LSB max INL over –40°C to +85°C, targeting precision data acquisition in battery-powered instrumentation and medical instruments.
For engineers reviewing the AD7660ACPZ datasheet, AD7660ACPZ pinout, AD7660ACPZ application, or AD7660ACPZ equivalent, this page provides verified specifications, validated LFCSP-48 pin mapping, confirmed timing-critical interface behavior (SER/PAR, OB/2C, CNVST), and real-world trade-offs versus functionally aligned alternatives.
Technical Context
The AD7660ACPZ implements a charge redistribution SAR architecture with on-chip track-and-hold, no pipeline delay, and factory-calibrated error correction circuitry. Its differential analog input (IN/INGND) supports 0 V to 2.5 V unipolar range with 70 dB CMRR at 25 kHz and 820 kHz –3 dB input bandwidth.
It supports three digital interface modes: parallel (16-bit D[15:0], RD/CS/BUSY), master serial (SCLK/SDOUT/SYNC), and slave serial (external SCLK/SDIN). Interface voltage isolation is enforced via separate OVDD (2.7–5.25 V) and DVDD (4.75–5.25 V) rails, enabling direct interfacing with both 3 V and 5 V logic systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 16-bit with no missing codes - guarantees monotonicity and full code coverage for high-fidelity signal reconstruction. |
| Throughput Rate | 100 kSPS maximum - enables real-time sampling of audio-band and control-loop signals without undersampling. |
| INL | ±3 LSB max - ensures <0.0046% full-scale linearity error, critical for calibrated measurement systems. |
| S/(N+D) | 87 dB min @ 10 kHz - provides >14.2 ENOB for clean digitization of low-distortion sinusoidal inputs. |
| Analog Input Range | 0 V to 2.5 V (unipolar) - matches standard precision voltage references (e.g., ADR291, AD780) without scaling circuitry. |
| Power Dissipation | 21 mW typical @ 100 kSPS; 7 mW max in power-down - supports extended runtime in portable and energy-constrained designs. |
| Aperture Jitter | 5 ps rms - limits sampling uncertainty to <0.03° phase error at 100 kHz, preserving SNR in high-frequency applications. |
Pinout & Package
AD7660ACPZ is packaged in a 48-lead Lead Frame Chip Scale Package (LFCSP), RoHS-compliant, with exposed EPAD connected to ground (not required for spec compliance). Pin pitch is 0.5 mm; package footprint measures 7 mm × 7 mm × 0.85 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN / INGND | Differential analog input pair | Simultaneously sampled inputs enable true differential acquisition and rejection of common-mode noise up to 70 dB at 25 kHz. |
| REF / REFGND | External reference interface | Accepts 2.3–2.5 V external reference; REFGND must be routed separately to minimize ground bounce coupling into conversion path. |
| CNVST | Conversion start trigger | Falling-edge–sensitive; initiates hold phase with 2 ns aperture delay-critical for low-jitter synchronous sampling. |
| SER/PAR | Interface mode select | LOW = parallel 16-bit bus (D[15:0]); HIGH = serial mode repurposing D4–D11 as SCLK/SDOUT/SYNC/SDIN. |
| OB/2C | Output coding select | HIGH = straight binary (0x0000 = 0 V); LOW = twos complement (0x8000 = 0 V)-enables seamless integration with DSP/FPGA sign-aware logic. |
| BUSY | Conversion status flag | Active-HIGH during conversion; falling edge indicates data ready-usable as hardware handshake or interrupt source. |
Key Features
| Feature | Design Value |
|---|---|
| No pipeline delay | Immediate data availability after BUSY goes LOW-eliminates latency-induced phase shift in closed-loop control systems. |
| Single 5 V supply operation | AVDD = DVDD = 5 V eliminates need for dual-rail regulators, reducing BOM count and PCB area in compact designs. |
| 3 V/5 V interface compatibility | OVDD rail (2.7–5.25 V) isolates I/O voltage from core logic-allows direct connection to mixed-voltage microcontrollers without level shifters. |
| Factory-calibrated INL | ±3 LSB max across temperature (–40°C to +85°C)-removes need for system-level linearity calibration in field-deployed instruments. |
| Low-power power-down mode | 7 mW max quiescent draw-enables duty-cycled operation in battery-powered scanners and handheld test equipment. |
Applications
| Portable Medical Instrumentation | Industrial Process Monitoring |
|---|---|
|
Use Scenario: Digitizing ECG/EEG sensor outputs in handheld patient monitors with strict battery life requirements. IC Role / Device Role / Timing Role: Primary unipolar ADC capturing 0–2.5 V bio-potential signals at 100 kSPS with <5 ps aperture jitter to preserve waveform fidelity. Use Value: 21 mW active power and 7 mW power-down draw extend operating time per charge; no missing codes ensures diagnostic reliability. |
Use Scenario: High-accuracy analog input module in PLC I/O cards measuring 4–20 mA loop signals via precision shunt resistors. IC Role / Device Role / Timing Role: Precision front-end ADC with 0 V–2.5 V input range, referenced to stable 2.5 V source, delivering 16-bit resolution without post-processing. Use Value: ±3 LSB INL and 87 dB SNR meet Class A industrial accuracy standards; differential IN/INGND rejects ground-loop noise in factory environments. |
| Battery-Powered Test Equipment | PCMCIA Data Acquisition Card |
|
Use Scenario: Compact handheld oscilloscope or spectrum analyzer requiring low-noise, high-throughput sampling within tight thermal envelopes. IC Role / Device Role / Timing Role: Core SAR ADC providing 100 kSPS throughput with immediate data availability and no pipeline latency for real-time display rendering. Use Value: Dual serial/parallel interface allows flexible host connectivity (FPGA or microcontroller); LFCSP-48 package enables dense, low-profile board layout. |
Use Scenario: Legacy PCMCIA card for laptop-based data logging, constrained by slot power budget and mechanical height limits. IC Role / Device Role / Timing Role: Low-voltage-compatible ADC interfaced via 3 V logic (OVDD = 3.3 V) and parallel bus to minimize host CPU overhead. Use Value: Single 5 V supply simplifies card power design; 48-lead LFCSP meets PCMCIA height restrictions while maintaining thermal performance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7664ASTZ | Pin-to-pin compatible; 18-bit resolution, 570 kSPS, higher power (45 mW), requires external reference buffer. | Higher-resolution metrology and calibration systems where 16-bit quantization noise is insufficient. | Select AD7664ASTZ only when 18-bit resolution and >500 kSPS throughput are mandatory; AD7660ACPZ remains optimal for cost- and power-sensitive 16-bit use cases. |
| ADS8860IDRCT | 16-bit, 1 MSPS, SPI-only interface, 1.8 V supply, 1.5 mW typical power-no parallel bus or OVDD flexibility. | Ultra-low-power IoT sensor nodes with microcontroller-hosted SPI and sub-2 V logic domains. | Choose ADS8860IDRCT for battery life-critical sub-millisecond sampling; AD7660ACPZ is preferred when parallel interface, 5 V logic, or dual-supply isolation is required. |
Compared with AD7664ASTZ and ADS8860IDRCT, the AD7660ACPZ uniquely balances 100 kSPS throughput, 16-bit integrity, dual-interface flexibility, and 21 mW power in a compact LFCSP-making it the most suitable choice for mid-speed portable instrumentation where interface adaptability and thermal efficiency are prioritized.
Availability
AD7660ACPZ is available at Aetrix Electronics and suitable for portable medical instrumentation, industrial process monitoring, and battery-powered test equipment requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for AD7660ACPZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA, with decades of expertise in precision data conversion and signal conditioning.
The AD7660ACPZ belongs to Analog Devices' PulSAR® family of precision SAR ADCs, engineered specifically for applications demanding high resolution, low power, and deterministic latency-such as portable diagnostics, automated test equipment, and industrial control systems.
FAQ
What is the absolute maximum analog input voltage for the AD7660ACPZ?
The AD7660ACPZ specifies an absolute maximum analog input voltage of AVDD + 0.3 V relative to AGND, with a recommended operating range of –0.1 V to +3 V for IN and –0.1 V to +0.5 V for INGND. Exceeding these limits risks forward-biasing internal ESD diodes and may cause permanent damage. The functional input range remains 0 V to 2.5 V when using a 2.5 V reference, and the AD7660ACPZ must not be operated beyond its specified 5 V supply rails under any condition.
Does the AD7660ACPZ require an external reference voltage?
Yes, the AD7660ACPZ requires an external precision reference voltage applied to the REF pin, with a valid range of 2.3 V to 2.5 V. It does not include an internal reference. The device draws up to 22 mA from the reference source at 100 kSPS, so a low-noise, high-current-capability reference such as the ADR291 or AD780-paired with a 47 µF decoupling capacitor-is recommended to maintain specified INL and SNR performance. The AD7660ACPZ reference input is unbuffered and sensitive to source impedance.
How does the SER/PAR pin affect the AD7660ACPZ's digital interface behavior?
When SER/PAR is LOW, the AD7660ACPZ enables its 16-bit parallel output bus (D[15:0]) with standard CS/RD/BUSY handshaking. When SER/PAR is HIGH, pins D4–D11 are repurposed as serial interface signals (SCLK, SDOUT, SYNC, SDIN, etc.), and data is shifted out MSB-first. The AD7660ACPZ supports master serial (internal clock), slave serial (external clock), and daisy-chain configurations-all selectable via EXT/INT, INVSYNC, and INVSCLK pins. This dual-mode capability eliminates the need for external interface translators.
What is the significance of the OB/2C pin on the AD7660ACPZ?
The OB/2C pin on the AD7660ACPZ selects between straight binary (OB/2C = HIGH) and twos complement (OB/2C = LOW) output coding. In straight binary mode, 0x0000 corresponds to 0 V and 0xFFFF to full scale (2.5 V). In twos complement mode, 0x8000 represents 0 V, enabling signed arithmetic directly in DSP or FPGA logic. This feature allows the AD7660ACPZ to interface seamlessly with both unsigned microcontroller peripherals and signed-data processing pipelines without software bit manipulation.
Can the AD7660ACPZ operate with a 3.3 V digital interface supply?
Yes, the AD7660ACPZ supports 3.3 V digital interfacing via its dedicated OVDD pin, which accepts 2.7 V to 5.25 V. When OVDD = 3.3 V, all digital outputs (D[15:0], BUSY, RDERROR, etc.) swing between 0 V and 3.3 V, and digital inputs (RD, CS, SER/PAR, etc.) recognize VIH ≥ 2.0 V and VIL ≤ 0.8 V-ensuring reliable operation with 3.3 V microcontrollers and FPGAs. DVDD and AVDD remain at 5 V, preserving analog performance while enabling mixed-voltage system integration.
AD7660ACPZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- PulSAR®
- Package/Case:
- 48-VFQFN Exposed Pad, CSP
- Packaging:
- Tray
- Product Status:
- Obsolete
- Number of Bits:
- 16
- Sampling Rate (Per Second):
- 100k
- Number of Inputs:
- -
- Input Type:
- -
- Data Interface:
- -
- Configuration:
- -
- Ratio - S/H:ADC:
- -
- Number of A/D Converters:
- 1
- Architecture:
- -
- Reference Type:
- -
- Voltage - Supply, Analog:
- -
- Voltage - Supply, Digital:
- -
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 48-LFCSP-VQ (7x7)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD7660ACPZ FAQ
1.How can I place an order for AD7660ACPZ through Aetrix?
Please submit a Request for Quotation (RFQ) for AD7660ACPZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD7660ACPZ reliable?
The price and inventory of AD7660ACPZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD7660ACPZ is usually 5 days.
3.What payment methods are accepted for AD7660ACPZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD7660ACPZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD7660ACPZ?
AD7660ACPZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD7660ACPZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD7660ACPZ?
For technical support, including AD7660ACPZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD7660ACPZ requirements.
6.How does Aetrix verify that AD7660ACPZ is sourced from the original manufacturer or authorized distributors?
All AD7660ACPZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD7660ACPZ meets industry standards.
7.What is the process for return or replacement of AD7660ACPZ?
All AD7660ACPZ units undergo pre-shipment inspection (PSI). If there is an issue with AD7660ACPZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD7660ACPZ part is unused and in its original packaging.
Return procedure for AD7660ACPZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD7660ACPZ Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
