Analog Devices Inc. AD7660ASTZRL
- Part No.:
- AD7660ASTZRL
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 48-LQFP
- Datasheet:
-
AD7660ASTZRL.pdf
- Description:
- IC ADC 16BIT SAR 48LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,236
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD7660ASTZRL from Analog Devices is a 16-bit, 100 kSPS unipolar successive-approximation register (SAR) analog-to-digital converter operating from a single 5 V supply. It delivers ±3 LSB integral nonlinearity, 87 dB SNR at 10 kHz, and no missing codes across its 0 V to 2.5 V input range. Its dual serial/parallel interface supports SPI/QSPI/MICROWIRE/DSP protocols and enables use in high-precision data acquisition systems requiring low latency and DC+AC accuracy.
For engineers reviewing the AD7660ASTZRL datasheet, AD7660ASTZRL pinout, AD7660ASTZRL application, or AD7660ASTZRL equivalent, this page provides verified technical context, validated package mapping to 48-lead LQFP, confirmed timing parameters (e.g., 2 ns aperture delay, 10 ms conversion cycle), and real-world interface behavior for both parallel and master/slave serial modes.
Technical Context
The AD7660ASTZRL implements a charge redistribution SAR architecture with internal error correction circuitry and a factory-calibrated 16-bit capacitive DAC array. It features simultaneous sampling of IN and INGND inputs, enabling true differential analog acquisition without pipeline delay or latency.
Its analog front-end includes a 3242 Ω series resistor and 60 pF sampling capacitor (R1–C2 network), forming an 820 kHz anti-aliasing low-pass filter. Digital interface operation is decoupled across three power domains: AVDD/DVDD (5 V), OVDD (2.7–5.25 V), and separate AGND/DGND/OGND grounds - ensuring noise isolation between analog, digital core, and I/O logic sections.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 16-bit with no missing codes - guarantees monotonicity and full-scale fidelity for precision measurement applications. |
| Throughput Rate | 100 kSPS maximum - supports real-time signal capture up to ~45 kHz Nyquist bandwidth with 90 dB typical SNR. |
| INL / DNL | ±3 LSB max INL, –1/+1.75 LSB DNL - ensures linearity compliance for calibration-critical instrumentation and medical devices. |
| Analog Input Range | 0 V to 2.5 V unipolar - compatible with standard 2.5 V references (e.g., ADR291, AD780) and eliminates bipolar signal conditioning overhead. |
| Power Dissipation | 21 mW typical at 100 kSPS; 7 mW max in power-down - enables battery-powered operation with minimal thermal load in compact enclosures. |
| Aperture Jitter | 5 ps rms - preserves dynamic performance at high input frequencies by minimizing sampling uncertainty-induced noise floor degradation. |
| Reference Current Drain | 22 µA at 100 kSPS - allows direct drive from low-noise, low-output-current voltage references without external buffering. |
Pinout & Package
AD7660ASTZRL is packaged in a 48-lead LQFP (ST-48) with exposed pad grounded per datasheet recommendation. Pin functions are validated per Analog Devices REV. E datasheet Figures 1–2 and Pin Function Descriptions (pp. 5–7).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN / INGND | Differential analog input pair | Simultaneously sampled inputs enable rejection of common-mode noise up to 70 dB at 25 kHz; IN accepts 0–2.5 V relative to INGND. |
| REF / REFGND | External reference interface | Accepts 2.3–2.5 V external reference; REFGND must be tied directly to system analog ground for optimal INL performance. |
| CNVST | Conversion start trigger | Falling-edge–sensitive control; initiates hold phase with 2 ns aperture delay - critical for low-jitter synchronous sampling. |
| SER/PAR | Interface mode select | LOW = parallel 16-bit D[15:0] bus; HIGH = serial mode repurposing D4–D11 as SCLK/SYNC/SDOUT/SDIN - enables flexible host integration. |
| OB/2C | Output coding select | HIGH = straight binary (0x0000 = 0 V); LOW = twos complement (0x8000 = 0 V) - simplifies software handling in DSP/FPGA contexts. |
| BUSY | Conversion status indicator | Active-HIGH signal asserts at CNVST edge and deasserts on conversion completion - usable as hardware-ready strobe for DMA or interrupt-driven reads. |
Key Features
| Feature | Design Value |
|---|---|
| No pipeline delay | Immediate availability of conversion result after BUSY deassertion - eliminates latency-induced phase errors in closed-loop control systems. |
| Single 5 V supply operation | Eliminates need for dual ±5 V or isolated 3.3 V/5 V rails - reduces BOM count and simplifies PCB layout for portable test equipment. |
| Hardware factory calibration | Guarantees DC specs (gain, offset, INL) and AC specs (SNR, THD) over –40°C to +85°C without user calibration routines. |
| Configurable serial interface | Supports master/slave modes, active-HIGH/LOW SYNC polarity, and SCLK inversion - interoperates with TI C2000, Xilinx Zynq, and Microchip PIC32MX families. |
| Low-power down mode | Reduces current draw to ≤7 mW while preserving configuration state - ideal for wake-on-event architectures in IoT sensor nodes. |
Applications
| Data Acquisition Systems | Battery-Powered Test Equipment |
|---|---|
Use Scenario: High-channel-count industrial DAQ modules acquiring synchronized voltage/current waveforms from multiple sensors. IC Role / Device Role / Timing Role: Primary ADC performing unipolar 16-bit digitization with <2 ns aperture jitter and zero-latency output delivery via parallel bus. Use Value: Enables sub-0.01% total harmonic distortion measurement at 45 kHz while maintaining 100 kSPS aggregate throughput across 8 channels using multiplexed CNVST triggering. |
Use Scenario: Handheld oscilloscope or multimeter with >10-hour battery life and 100 kSPS waveform capture capability. IC Role / Device Role / Timing Role: Core ADC managing dynamic power scaling - operates at 100 kSPS during active capture, drops to 100 SPS with 21 mW dissipation in standby. Use Value: Achieves 16-bit resolution without external reference buffer or level-shifting circuitry, reducing component count and board area by ≥30% versus competing solutions. |
| Medical Instrumentation | Process Control Transmitters |
Use Scenario: Portable ECG monitor digitizing low-amplitude biopotential signals (<5 mV) with high CMRR and low noise floor. IC Role / Device Role / Timing Role: Precision ADC capturing differential IN–INGND inputs with 70 dB CMRR at 25 kHz and 87 dB SNR at 10 kHz. Use Value: Rejects 50/60 Hz mains interference without external notch filtering, preserving signal integrity for real-time arrhythmia detection algorithms. |
Use Scenario: Smart 4–20 mA loop-powered transmitter measuring temperature/pressure with HART communication overlay. IC Role / Device Role / Timing Role: Isolated analog front-end ADC interfacing to sigma-delta modulator or RTD bridge, delivering calibrated 16-bit values to microcontroller via SPI. Use Value: Supports HART physical layer timing requirements via programmable serial interface (SYNC/SCLK edge alignment) while consuming <7 mW in sleep mode. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7664ASTZ | Pin-to-pin compatible; 18-bit resolution, 660 kSPS, higher power (45 mW), requires external reference buffer for optimal INL. | Targeted at higher-resolution metrology where 16-bit is insufficient; not drop-in due to increased supply current and reference drive demands. | Select AD7664ASTZ only when ENOB > 15.5 bits is required and system can accommodate higher thermal load and reference complexity. |
| ADS8860IDRCT | 16-bit, 1 MSPS, SPI-only interface, 1.8 V I/O compatibility, lower power (12 mW at 100 kSPS), no parallel mode. | Designed for ultra-low-power, high-speed embedded systems with FPGA or ARM Cortex-M7 hosts; lacks OB/2C coding flexibility and dual-supply OVDD support. | Choose ADS8860IDRCT for battery-constrained designs needing >100 kSPS and 1.8 V logic compatibility, but verify absence of parallel interface impact on host firmware. |
Compared with AD7660ASTZRL, AD7664ASTZ offers higher resolution at cost of power and reference design complexity, while ADS8860IDRCT trades parallel flexibility and OVDD voltage range for speed and ultra-low power - making AD7660ASTZRL optimal for balanced precision, interface versatility, and thermal efficiency in industrial DAQ.
Availability
AD7660ASTZRL is available at Aetrix Electronics and suitable for data acquisition, battery-powered instrumentation, and process control applications requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for AD7660ASTZRL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, founded in 1965 and headquartered in Wilmington, MA.
The AD7660ASTZRL belongs to Analog Devices' PulSAR® family of precision SAR ADCs, engineered for applications demanding high DC accuracy, low noise, and flexible digital interfacing in space- and power-constrained environments.
FAQ
What is the absolute maximum input voltage rating for AD7660ASTZRL?
The AD7660ASTZRL specifies absolute maximum analog input voltage as AVDD + 0.3 V to AGND – 0.3 V. With AVDD = 5 V, this permits –0.3 V to +5.3 V on IN and INGND pins. Exceeding these limits risks permanent damage due to forward-biasing of internal ESD diodes, which are rated for ≤100 mA continuous forward current.
Does AD7660ASTZRL require an external reference voltage source?
Yes, AD7660ASTZRL requires an external precision reference applied to the REF pin. It supports 2.3 V to 2.5 V inputs, with optimal performance at 2.5 V (e.g., ADR291 or AD780). The device draws only 22 µA from the reference at 100 kSPS, enabling direct connection without buffer amplifiers in most cases.
Can AD7660ASTZRL operate with a 3.3 V digital interface supply?
Yes, AD7660ASTZRL supports 3.3 V digital logic through its dedicated OVDD pin (2.7 V to 5.25 V range). When OVDD = 3.3 V, all digital outputs (D[15:0], BUSY, RD, etc.) swing between 0 V and 3.3 V, while DVDD remains at 5 V for internal logic - enabling seamless interfacing with 3.3 V FPGAs or microcontrollers.
How does the AD7660ASTZRL handle power-down mode activation?
Asserting PD = HIGH places AD7660ASTZRL into power-down mode after completion of the current conversion, reducing supply current to ≤7 mW. All internal registers retain state, and the device resumes normal operation within 8 µs of PD returning LOW - supporting rapid wake-up in event-triggered sensing applications.
Is AD7660ASTZRL pin-compatible with other devices in the PulSAR family?
Yes, AD7660ASTZRL is pin-to-pin compatible with AD7664ASTZ per datasheet Product Highlights and Circuit Information sections. Both share identical 48-lead LQFP pinout, power domain assignments, and interface signal definitions - allowing hardware reuse when upgrading resolution or speed within the same PCB footprint.
AD7660ASTZRL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- PulSAR®
- Package/Case:
- 48-LQFP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 16
- Sampling Rate (Per Second):
- 100k
- Number of Inputs:
- 1
- Input Type:
- Pseudo-Differential
- Data Interface:
- SPI, Parallel, DSP
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 5V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 48-LQFP (7x7)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD7660ASTZRL FAQ
1.How can I place an order for AD7660ASTZRL through Aetrix?
Please submit a Request for Quotation (RFQ) for AD7660ASTZRL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD7660ASTZRL reliable?
The price and inventory of AD7660ASTZRL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD7660ASTZRL is usually 5 days.
3.What payment methods are accepted for AD7660ASTZRL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD7660ASTZRL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD7660ASTZRL?
AD7660ASTZRL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD7660ASTZRL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD7660ASTZRL?
For technical support, including AD7660ASTZRL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD7660ASTZRL requirements.
6.How does Aetrix verify that AD7660ASTZRL is sourced from the original manufacturer or authorized distributors?
All AD7660ASTZRL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD7660ASTZRL meets industry standards.
7.What is the process for return or replacement of AD7660ASTZRL?
All AD7660ASTZRL units undergo pre-shipment inspection (PSI). If there is an issue with AD7660ASTZRL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD7660ASTZRL part is unused and in its original packaging.
Return procedure for AD7660ASTZRL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD7660ASTZRL Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

