Analog Devices Inc. AD7664ACPZ
- Part No.:
- AD7664ACPZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 48-VFQFN Exposed Pad, CSP
- Datasheet:
-
AD7664ACPZ.pdf
- Description:
- IC ADC 16BIT SAR 48LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:1,492
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD7664ACPZ from Analog Devices is a 16-bit, 570 kSPS charge redistribution SAR analog-to-digital converter operating from a single 5 V supply. It delivers ±2.5 LSB INL, 90 dB SNR at 45 kHz, and no missing codes across its 0 V to 2.5 V unipolar input range. It serves as a high-accuracy, low-latency ADC in precision data acquisition systems requiring real-time waveform capture without pipeline delay.
For engineers reviewing the AD7664ACPZ datasheet, AD7664ACPZ pinout, AD7664ACPZ application, or AD7664ACPZ equivalent, key selection considerations include its Warp/Normal/Impulse mode throughput scaling (570/500/444 kSPS), dual serial/parallel 3 V–5 V interface compatibility, and factory-calibrated DC/AC performance over –40°C to +85°C.
Technical Context
The AD7664ACPZ implements a switched-capacitor DAC-based successive-approximation architecture with internal error correction circuitry. Its conversion core uses binary-weighted capacitors and a dummy capacitor referenced to REFGND, enabling true zero-latency sampling with aperture jitter of only 5 ps rms.
It supports three hardware-selectable operating modes: Warp Mode (1.75 µs conversion cycle, 570 kSPS, requires ≤1 ms inter-conversion timing for full accuracy), Normal Mode (2 µs cycle, 500 kSPS, no timing constraints), and Impulse Mode (2.25 µs cycle, 444 kSPS, power scales linearly with throughput down to 21 µW at 100 SPS).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 16-bit with no missing codes - guarantees monotonicity and full-scale fidelity in closed-loop control and spectral analysis. |
| Throughput Rate | 570 kSPS (Warp), 500 kSPS (Normal), 444 kSPS (Impulse) - enables real-time digitization of signals up to 18 MHz bandwidth with minimal aliasing risk. |
| INL | ±2.5 LSB max - ensures <0.0038% full-scale linearity error for calibration-critical instrumentation and medical imaging front-ends. |
| S/(N+D) | 90 dB typ @ 45 kHz - supports >14.5 ENOB for high-fidelity audio and vibration monitoring applications. |
| Analog Input Range | 0 V to 2.5 V unipolar - simplifies signal conditioning when paired with 2.5 V external reference (REF pin). |
| Power Dissipation | 115 mW max @ 500 kSPS; 21 µW @ 100 SPS in Impulse Mode - enables battery-powered portable test equipment with multi-hour runtime. |
| Interface | Parallel or SPI/QSPI/MICROWIRE-compatible 2-wire serial - allows flexible integration with FPGA, DSP, or microcontroller host systems using either 3 V or 5 V logic levels. |
Pinout & Package
AD7664ACPZ is housed in a 48-lead LFCSP (Lead Frame Chip Scale Package) with exposed pad grounded per datasheet Note 2. Pin numbering follows standard top-view layout with AGND (Pin 1), AVDD (Pin 2), NC (Pins 3,40–42,44–48), DGND (Pin 4), OB/2C (Pin 5), WARP (Pin 6), IMPULSE (Pin 7), SER/PAR (Pin 8), D[0:3] (Pins 9–12), and so on through IN (Pin 43), INGND (Pin 39), REF (Pin 37), and REFGND (Pin 38).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AGND (1,36) | Analog ground reference | Must be tied to clean analog ground plane; separates analog return path from digital noise sources. |
| AVDD (2) | Analog power supply | Nominally 5 V ±5%; powers internal sample-and-hold and DAC array; decoupling required per Figure 5. |
| OB/2C (5) | Output format select | HIGH = straight binary; LOW = twos complement - determines data interpretation in host firmware or FPGA logic. |
| WARP (6) / IMPULSE (7) | Mode control inputs | Hardware-configured tri-state selection: WARP=HIGH/IMPULSE=LOW → Warp Mode; WARP=LOW/IMPULSE=HIGH → Impulse Mode. |
| SER/PAR (8) | Interface mode select | LOW = parallel 16-bit bus (D[0:15]); HIGH = serial port repurposes D4–D11 as SDOUT/SCLK/SYNC/SDIN. |
| CNVST (35) | Conversion start trigger | Falling-edge initiated; initiates hold phase and conversion - critical for synchronous sampling in multi-channel systems. |
| BUSY (29) | Conversion status indicator | HIGH during conversion; falling edge signals valid data ready - usable as hardware handshake or interrupt source. |
| REF (37) | External reference voltage input | Accepts 2.3 V to 2.5 V; sets full-scale range (1 LSB = 38.15 µV); current drain ≤115 µA at 570 kSPS. |
Key Features
| Feature | Design Value |
|---|---|
| No pipeline delay | Immediate data availability after BUSY falls - eliminates latency-induced phase errors in feedback control loops. |
| Factory-calibrated DC/AC performance | Guaranteed INL, THD, SNR, and SFDR over temperature - reduces system-level calibration overhead in production test. |
| Three selectable power/performance modes | Warp (max speed), Normal (asynchronous robustness), Impulse (throughput-scaled µW operation) - enables one device to serve multiple power-constrained use cases. |
| Single 5 V supply operation | Eliminates need for dual ±5 V rails or isolated regulators - simplifies PCB layout and lowers BOM cost in industrial DAQ modules. |
| Pin-to-pin compatible with AD7660 | Drop-in upgrade path with improved throughput (+70 kSPS), lower INL (−0.5 LSB), and enhanced power efficiency - preserves legacy board designs. |
Applications
| High-Speed Data Acquisition | Precision Instrumentation |
|---|---|
Use Scenario: Real-time capture of transient waveforms from piezoelectric sensors in structural health monitoring systems. IC Role / Device Role / Timing Role: Primary 16-bit sampling ADC with sub-2 µs conversion time and no latency; synchronizes to external trigger via CNVST. Use Value: Enables 570 kSPS continuous streaming into FPGA memory buffers while maintaining ±2.5 LSB linearity for amplitude-critical defect detection. | Use Scenario: High-resolution voltage measurement in portable multimeters and calibrators. IC Role / Device Role / Timing Role: Core unipolar ADC interfaced via parallel bus to ARM Cortex-M host; uses internal calibration to minimize drift over temperature. Use Value: Delivers 90 dB SNR and <0.004% FSR INL without external trimming - meets Class A handheld instrument accuracy requirements. |
| Battery-Powered Test Equipment | Digital Signal Processing Front-End |
Use Scenario: Low-power oscilloscope probe with USB-C connectivity and 8-hour battery life. IC Role / Device Role / Timing Role: ADC operating in Impulse Mode at 10 kSPS; power-down between samples reduces average current to <100 µA. Use Value: Achieves 21 µW at 100 SPS and 115 mW at full rate - extends runtime while preserving 16-bit resolution for FFT-based frequency analysis. | Use Scenario: Anti-aliasing front-end for voice-band codec in VoIP gateway hardware. IC Role / Device Role / Timing Role: Unipolar ADC feeding TI C67x DSP via parallel interface; uses OB/2C to output straight binary for direct DMA ingestion. Use Value: Provides 18 MHz input bandwidth and −100 dB THD - suppresses harmonic distortion that would corrupt narrowband speech reconstruction. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7660ASTZ | Same 48-lead LQFP/LFCSP footprint; 500 kSPS max, ±3 LSB INL, no Impulse Mode power scaling. | Lacks Warp Mode speed and Impulse Mode ultra-low power; suitable only where 570 kSPS and µW-level standby are unnecessary. | Select AD7660ASTZ only if legacy design reuse outweighs need for higher speed and finer power granularity. |
| ADS8860IDRCT | 16-bit, 1 MSPS, SPI-only interface, 1.8 V supply; ±1.5 LSB INL; no parallel bus or hardware mode pins. | Requires level-shifting for 5 V systems; lacks WARP/IMPULSE hardware controls; optimized for low-voltage embedded microcontrollers. | Choose ADS8860IDRCT for new 1.8 V–3.3 V designs prioritizing raw speed and minimal I/O count over multimode flexibility. |
Compared with AD7660ASTZ, AD7664ACPZ adds 70 kSPS throughput, tighter INL, and scalable power modes; compared with ADS8860IDRCT, it offers dual-interface flexibility, hardware mode selection, and 5 V native operation - making AD7664ACPZ optimal for industrial DAQ upgrades and mixed-voltage test equipment.
Availability
AD7664ACPZ is available at Aetrix Electronics and suitable for high-speed data acquisition, precision instrumentation, and battery-powered test equipment requiring stable component supply and long-term lifecycle support.
Supply support for AD7664ACPZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The AD7664ACPZ belongs to the PulSAR® family of precision SAR ADCs, designed specifically for applications demanding high resolution, fast throughput, and low power without sacrificing AC/DC accuracy.
FAQ
What are the supported operating modes of the AD7664ACPZ and how do they affect throughput?
The AD7664ACPZ supports three hardware-selectable modes: Warp (570 kSPS, 1.75 µs cycle), Normal (500 kSPS, 2 µs cycle), and Impulse (444 kSPS, 2.25 µs cycle with throughput-scaled power). In Warp Mode, full accuracy requires inter-conversion timing ≤1 ms; Normal Mode imposes no such constraint. The AD7664ACPZ achieves 21 µW at 100 SPS in Impulse Mode, making it ideal for intermittent sampling applications.
Does the AD7664ACPZ require an external reference, and what voltage range is supported?
Yes, the AD7664ACPZ requires an external reference applied to the REF pin. It accepts 2.3 V to 2.5 V, with specified performance at 2.5 V. Reference current drain is ≤115 µA at 570 kSPS. The AD7664ACPZ does not include an internal reference; using a precision 2.5 V source (e.g., ADR431) ensures full 16-bit linearity and minimizes full-scale error contribution.
How does the AD7664ACPZ handle digital interface selection between parallel and serial operation?
The AD7664ACPZ uses the SER/PAR pin (Pin 8): LOW selects 16-bit parallel output on D[0:15], while HIGH configures D4–D11 as serial interface signals (SDOUT, SCLK, SYNC, SDIN). OB/2C (Pin 5) further defines output coding (straight binary or twos complement). This dual-mode capability allows the same AD7664ACPZ to interface directly with microcontrollers via SPI or with FPGAs via wide parallel bus - reducing design variants.
What is the significance of the WARP and IMPULSE pins on the AD7664ACPZ?
WARP (Pin 6) and IMPULSE (Pin 7) are dedicated hardware mode control inputs. Their logic states determine operational mode: WARP=HIGH/IMPULSE=LOW → Warp Mode (570 kSPS); WARP=LOW/IMPULSE=HIGH → Impulse Mode (power-scaled operation); both LOW → Normal Mode (500 kSPS, no timing restrictions). These pins enable deterministic, glitch-free mode switching without software intervention - critical for real-time reconfiguration in adaptive test systems.
Is the AD7664ACPZ pin-compatible with any earlier Analog Devices ADCs?
Yes, the AD7664ACPZ is pin-to-pin compatible with the AD7660ASTZ in both 48-lead LQFP and LFCSP packages. This allows direct replacement in existing designs to gain +70 kSPS throughput, ±0.5 LSB better INL, and Impulse Mode power scaling - without PCB redesign or layout changes. The AD7664ACPZ maintains identical pin functions, timing, and interface behavior, ensuring seamless migration.
AD7664ACPZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- PulSAR®
- Package/Case:
- 48-VFQFN Exposed Pad, CSP
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Number of Bits:
- 16
- Sampling Rate (Per Second):
- 570k
- Number of Inputs:
- 1
- Input Type:
- Pseudo-Differential
- Data Interface:
- SPI, Parallel, DSP
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 5V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 48-LFCSP-VQ (7x7)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD7664ACPZ FAQ
1.How can I place an order for AD7664ACPZ through Aetrix?
Please submit a Request for Quotation (RFQ) for AD7664ACPZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD7664ACPZ reliable?
The price and inventory of AD7664ACPZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD7664ACPZ is usually 5 days.
3.What payment methods are accepted for AD7664ACPZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD7664ACPZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD7664ACPZ?
AD7664ACPZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD7664ACPZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD7664ACPZ?
For technical support, including AD7664ACPZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD7664ACPZ requirements.
6.How does Aetrix verify that AD7664ACPZ is sourced from the original manufacturer or authorized distributors?
All AD7664ACPZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD7664ACPZ meets industry standards.
7.What is the process for return or replacement of AD7664ACPZ?
All AD7664ACPZ units undergo pre-shipment inspection (PSI). If there is an issue with AD7664ACPZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD7664ACPZ part is unused and in its original packaging.
Return procedure for AD7664ACPZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD7664ACPZ Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

