Analog Devices Inc. AD7665ASTZRL
- Part No.:
- AD7665ASTZRL
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 48-LQFP
- Datasheet:
-
AD7665ASTZRL.pdf
- Description:
- IC ADC 16BIT SAR 48LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,611
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD7665ASTZRL from Analog Devices is a 16-bit, 570 kSPS charge redistribution SAR analog-to-digital converter operating from a single 5 V supply. It delivers ±2.5 LSB INL, 90 dB SNR at 180 kHz, and supports bipolar (±10 V, ±5 V) and unipolar (0–10 V) input ranges. Its dual serial/parallel interface and hardware-calibrated performance make it suitable for high-accuracy data acquisition in spectrum analyzers and medical instrumentation.
For engineers reviewing the AD7665ASTZRL datasheet, AD7665ASTZRL pinout, AD7665ASTZRL application, or AD7665ASTZRL equivalent, key selection criteria include Warp/Normal/Impulse mode timing control, 48-lead LQFP package compatibility, 16-bit no-missing-codes assurance, and SPI/QSPI/MICROWIRE™-compatible serial operation with 3 V/5 V logic support.
Technical Context
The AD7665ASTZRL implements a charge redistribution SAR architecture with an internal switched-capacitor DAC and on-chip track-and-hold-eliminating pipeline delay and enabling true real-time conversion. Its resistor-based input scaler configures six analog input ranges by connecting IND(4R), INC(4R), INB(2R), and INA(R) to REF or INGND per Table I.
Three operational modes are controlled via WARP and IMPULSE pins: Warp Mode achieves 1.75 µs conversion time (570 kSPS), Normal Mode provides 2 µs cycle time (500 kSPS) with guaranteed accuracy across all throughput rates, and Impulse Mode scales power linearly with sampling rate down to 444 kSPS and 15 µW standby.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 16-bit with no missing codes-ensures full dynamic range utilization without code gaps in precision measurement systems. |
| Throughput Rate | 570 kSPS in Warp Mode-enables real-time capture of signals up to ~3.6 MHz bandwidth (–3 dB input BW). |
| INL | ±2.5 LSB max-guarantees <0.0038% full-scale linearity error for calibration-critical applications like metrology. |
| SNR / THD | 90 dB typical SNR and –100 dB THD at 180 kHz-supports high-fidelity signal reconstruction in communication receivers and spectrum analysis. |
| Power Dissipation | 64 mW typical at 570 kSPS; 7 µW in power-down-facilitates low-power portable instrumentation and battery-backed DAQ systems. |
| Analog Input Ranges | Bipolar: ±10 V, ±5 V, ±2.5 V; Unipolar: 0–10 V, 0–5 V, 0–2.5 V-configurable via external resistor network connections per Table I. |
| Digital Interface | Parallel (8/16-bit) or 2-wire serial (SPI/QSPI/MICROWIRE/DSP-compatible)-enables flexible host processor integration with 3 V or 5 V logic levels. |
Pinout & Package
AD7665ASTZRL is packaged in a 48-lead LQFP (Lead Count: 48; Body Size: 7 mm × 7 mm; Pitch: 0.5 mm). The exposed paddle must be connected to AGND for thermal and electrical performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AGND (Pins 1, 36) | Analog Power Ground | Reference return for analog circuitry; must be isolated from DGND and tied to system analog ground plane. |
| AVDD (Pin 2) | Analog Power Supply | 5 V ±5% supply for analog core; requires local 10 µF + 100 nF decoupling near pin. |
| CNVST (Pin 35) | Conversion Start Trigger | Falling-edge initiated sample-and-hold hold command; determines aperture timing (2 ns delay, 5 ps rms jitter). |
| BUSY (Pin 29) | Conversion Status Output | Active-HIGH indicates ongoing conversion; falling edge signals valid data ready for read access. |
| SER/PAR (Pin 8) | Interface Mode Select | LOW = parallel bus (D[15:0]); HIGH = serial port (SDOUT/SCLK/SYNC); configures shared pin functions. |
| REF (Pin 37) | External Reference Input | 2.3–2.5 V reference voltage source; supplies scaling reference for all input ranges; draws 114 µA at 570 kSPS. |
| WARP / IMPULSE (Pins 6, 7) | Mode Control Inputs | WARP HIGH + IMPULSE LOW = Warp Mode (570 kSPS); IMPULSE HIGH + WARP LOW = Impulse Mode (power-scalable). |
| D[15:0] (Pins 9–12, 13, 14, 15, 16, 21, 22, 23, 24, 25–28) | Data Bus / Serial Function Pins | In parallel mode: bidirectional 16-bit data output; in serial mode: repurposed as DIVSCLK[1:0], EXT/INT, INVSYNC, etc. |
Key Features
| Feature | Design Value |
|---|---|
| No Pipeline Delay | Successive approximation architecture delivers conversion results immediately after BUSY goes LOW-critical for closed-loop control and multiplexed channel synchronization. |
| Hardware Factory Calibration | Full AC (SNR, THD, SFDR) and DC (gain, offset, INL) parameters tested and trimmed at wafer level-reduces system-level calibration effort. |
| Configurable Input Scaling | Resistor ladder network (IND/INC/INB/INA) enables six standard input ranges without external op-amps-simplifies front-end design and PCB layout. |
| Single 5 V Supply Operation | AVDD, DVDD, and OVDD all operate from 4.75–5.25 V-eliminates need for dual-rail supplies and reduces BOM count in compact systems. |
| 3 V / 5 V Logic Compatibility | OVDD pin accepts 2.7–5.25 V-allows direct interfacing to both legacy 5 V microcontrollers and modern 3 V FPGAs or DSPs without level shifters. |
Applications
| High-Speed Data Acquisition | Spectrum Analysis |
|---|---|
Use Scenario: Simultaneous sampling of multiple sensor channels in industrial process monitoring with sub-microsecond timing alignment. IC Role / Device Role / Timing Role: Primary ADC capturing synchronized analog inputs; BUSY falling edge used as data-ready strobe for DMA transfer. Use Value: 570 kSPS Warp Mode throughput and no pipeline delay enable real-time FFT computation on streaming 16-bit samples without buffering latency. | Use Scenario: Digitizing RF IF signals in communications test equipment requiring wide dynamic range and low distortion. IC Role / Device Role / Timing Role: High-fidelity digitizer stage preceding digital downconversion; referenced to ultra-stable external clock and low-noise 2.5 V reference. Use Value: 90 dB SNR and –100 dB THD at 180 kHz preserve spectral integrity for accurate adjacent-channel power ratio (ACPR) and EVM measurements. |
| Medical Imaging Front-End | Automated Test Equipment (ATE) |
Use Scenario: Signal conditioning path in ultrasound beamformer modules where gain-matched channel digitization is essential. IC Role / Device Role / Timing Role: Channel ADC in multi-channel receive chain; uses Normal Mode for deterministic timing and consistent INL across temperature. Use Value: ±2.5 LSB INL max and –40°C to +85°C operation ensure pixel-level linearity stability in portable diagnostic devices. | Use Scenario: Precision voltage/current measurement subsystem in semiconductor parametric testers requiring traceable accuracy. IC Role / Device Role / Timing Role: Metrology-grade digitizer with external 2.5 V reference and calibrated input scaling for NIST-traceable readings. Use Value: Hardware-calibrated DC specs (offset, full-scale error) and 16-bit resolution eliminate per-unit calibration overhead in production test fixtures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7664ASTZ | 500 kSPS max, ±3 LSB INL, same 48-lead LQFP package and pinout | Lacks Warp Mode; lower throughput limits real-time multi-channel capture | Select when 500 kSPS suffices and cost sensitivity outweighs need for 570 kSPS headroom. |
| AD7671ASTZ | 16-bit, 1 MSPS, differential input only, requires external driver for single-ended signals | True differential architecture improves CMRR but increases front-end complexity | Choose for high-noise environments where differential signaling justifies added component count and layout effort. |
Compared with AD7664ASTZ, AD7665ASTZRL adds 70 kSPS throughput and tighter INL in identical footprint; versus AD7671ASTZ, it offers simpler single-ended interface at lower speed-making AD7665ASTZRL optimal for cost-constrained, mixed-signal embedded systems needing verified 16-bit linearity and flexible input configuration.
Availability
AD7665ASTZRL is available at Aetrix Electronics and suitable for high-speed data acquisition, spectrum analysis, medical instrumentation, process control, and automated test equipment requiring stable component supply and long-term manufacturing continuity.
Supply support for AD7665ASTZRL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The AD7665ASTZRL belongs to the PulSAR® family of precision SAR ADCs designed for applications demanding high resolution, fast throughput, and low power-especially in portable instrumentation, communications infrastructure, and industrial automation.
FAQ
What is the maximum sampling rate of the AD7665ASTZRL and under what conditions is it achieved?
The AD7665ASTZRL achieves a maximum sampling rate of 570 kSPS in Warp Mode, which requires WARP pin HIGH and IMPULSE pin LOW. This mode mandates a minimum conversion rate to maintain full specified accuracy; timing is governed by a 1.75 µs complete cycle with 1 ms maximum inter-conversion interval. The AD7665ASTZRL must be operated within its specified AVDD/DVDD/OVDD voltage ranges and thermal limits to sustain this rate reliably.
Does the AD7665ASTZRL require an external reference voltage, and what are its requirements?
Yes, the AD7665ASTZRL requires an external reference voltage applied to the REF pin. The reference voltage must be between 2.3 V and 2.5 V, with typical operation at 2.5 V. It draws 114 µA at 570 kSPS throughput, so the reference source must be low-noise and capable of supplying this current without significant droop or ripple. The REFGND pin must be connected directly to the reference ground return path to minimize error contributions.
How does the AD7665ASTZRL handle input signal ranges, and can it accept both bipolar and unipolar inputs?
The AD7665ASTZRL supports both bipolar (e.g., ±10 V, ±5 V) and unipolar (e.g., 0–10 V, 0–5 V) input ranges through configurable connections of its four analog input terminals-IND(4R), INC(4R), INB(2R), and INA(R)-to REF or INGND as defined in Table I of the datasheet. This resistor-scaler network internally maps all ranges to a 0–2.5 V DAC input, eliminating need for external gain stages. The AD7665ASTZRL does not auto-detect range; configuration is static and set by PCB routing.
What digital interface options does the AD7665ASTZRL support, and how are they selected?
The AD7665ASTZRL supports both parallel (16-bit or 8-bit) and 2-wire serial interfaces (SPI/QSPI/MICROWIRE™/DSP-compatible). Interface mode is selected via the SER/PAR pin: LOW enables parallel operation on D[15:0], while HIGH reassigns pins for serial functions (SDOUT, SCLK, SYNC, etc.). The OB/2C pin selects straight binary or twos-complement output format, and the BYTESWAP pin controls MSB/LSB byte ordering in 8-bit parallel mode-all configurable without firmware changes.
Is the AD7665ASTZRL pin-compatible with earlier Analog Devices ADCs, and which ones?
Yes, the AD7665ASTZRL is pin-to-pin compatible with the AD7663ASTZ and AD7664ASTZ in the same 48-lead LQFP package. This allows direct drop-in replacement in existing designs, providing improved performance-including higher throughput (570 kSPS vs. 500 kSPS), better INL (±2.5 LSB vs. ±3 LSB), and enhanced power scalability in Impulse Mode-without PCB layout modifications. The AD7665ASTZRL maintains identical pin functions, timing, and power requirements for backward compatibility.
AD7665ASTZRL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- PulSAR®
- Package/Case:
- 48-LQFP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 16
- Sampling Rate (Per Second):
- 570k
- Number of Inputs:
- 1
- Input Type:
- Differential
- Data Interface:
- SPI, Parallel, DSP
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 5V
- Features:
- True Bipolar
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 48-LQFP (7x7)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD7665ASTZRL FAQ
1.How can I place an order for AD7665ASTZRL through Aetrix?
Please submit a Request for Quotation (RFQ) for AD7665ASTZRL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD7665ASTZRL reliable?
The price and inventory of AD7665ASTZRL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD7665ASTZRL is usually 5 days.
3.What payment methods are accepted for AD7665ASTZRL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD7665ASTZRL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD7665ASTZRL?
AD7665ASTZRL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD7665ASTZRL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD7665ASTZRL?
For technical support, including AD7665ASTZRL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD7665ASTZRL requirements.
6.How does Aetrix verify that AD7665ASTZRL is sourced from the original manufacturer or authorized distributors?
All AD7665ASTZRL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD7665ASTZRL meets industry standards.
7.What is the process for return or replacement of AD7665ASTZRL?
All AD7665ASTZRL units undergo pre-shipment inspection (PSI). If there is an issue with AD7665ASTZRL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD7665ASTZRL part is unused and in its original packaging.
Return procedure for AD7665ASTZRL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD7665ASTZRL Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

