Analog Devices Inc. AD7666ACP
- Part No.:
- AD7666ACP
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 48-VFQFN Exposed Pad, CSP
- Datasheet:
-
AD7666ACP.pdf
- Description:
- IC ADC 16BIT UNIPOLAR 48-LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:3,987
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD7666ACP from Analog Devices is a 16-bit, 500 kSPS charge redistribution SAR analog-to-digital converter with integrated 2.5 V reference, ±2.0 LSB INL, and dual parallel/serial (SPI/QSPI/MICROWIRE/DSP-compatible) interface. It operates from a single 5 V supply, delivers 88 dB S/(N+D) at 20 kHz, and targets precision data acquisition in medical instruments and spectrum analysis systems.
For engineers reviewing the AD7666ACP datasheet, AD7666ACP pinout, AD7666ACP application, or AD7666ACP equivalent, this page provides verified technical context, real-world interface timing constraints, thermal drift behavior of its internal reference, and validated alternative ADCs for unipolar 16-bit sampling at ≤500 kSPS.
Technical Context
The AD7666ACP implements a hardware-calibrated charge redistribution SAR architecture with no pipeline delay, enabling immediate data availability post-conversion. Its internal error correction circuitry ensures monotonicity and guarantees no missing 16-bit codes across –40°C to +85°C.
It supports both parallel (16-bit bus) and serial (master/slave SPI-compatible) modes via SER/PAR control, with configurable clocking (internal/external SCLK), frame sync (SYNC), and data format (straight binary/twos complement via OB/2C). Reference operation is selectable between internal 2.5 V (±15 ppm/°C max drift) and external sources using PDREF/PDBUF pins.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 16-bit with no missing codes - ensures full dynamic range utilization without code gaps in critical measurement applications. |
| Throughput Rate | 500 kSPS - enables real-time capture of signals up to 12 MHz bandwidth (–3 dB point) with 2 µs conversion cycle time. |
| INL | ±2.0 LSB max - corresponds to ±0.0038% of full scale (0 V to 2.5 V range), supporting high-accuracy DC and low-frequency AC measurements. |
| S/(N+D) | 88 dB min @ 20 kHz - delivers 14.3 ENOB for clean spectral analysis in instrumentation and digital signal processing. |
| Reference Drift | ±15 ppm/°C max - limits full-scale error shift to <±0.012% over industrial temperature range, reducing calibration burden. |
| Power Dissipation | 81 mW typ with REF - balances performance and thermal load in space-constrained LQFP/LFCSP packages. |
| Aperture Jitter | 5 ps rms - minimizes sampling uncertainty for high-SNR acquisition of medium-frequency signals. |
Pinout & Package
The AD7666ACP is available in a 48-lead LQFP package (ST-48 footprint) with exposed pad for thermal management. Pin functions are fully defined for both parallel and serial operation modes, including dedicated reference, temperature sensing, and power domain separation (AVDD/DVDD/OVDD).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN / INGND | Analog input differential pair | Accepts 0 V to 2.5 V unipolar signal referenced to INGND; requires tight layout coupling to minimize noise injection. |
| REF / REFGND | Internal reference output | Provides 2.5 V ±0.007 V at 25°C; REFGND must be tied to AGND to maintain reference accuracy and drift spec. |
| CNVST | Conversion start trigger | Falling-edge sensitive; initiates sample-to-hold transition with 2 ns aperture delay - critical for low-jitter timing design. |
| BUSY | Conversion status indicator | Active-HIGH pulse (1.25 µs wide) signals ongoing conversion; falling edge serves as precise data-ready strobe. |
| SER/PAR | Interface mode select | LOW = parallel 16-bit bus (D[0:15]); HIGH = serial mode where D[7:11] repurpose as SDOUT/SCLK/SYNC/RDERROR. |
| PDREF / PDBUF | Reference enable controls | PDREF LOW enables internal reference; PDBUF LOW activates internal buffer - both required for buffered 2.5 V output. |
Key Features
| Feature | Design Value |
|---|---|
| No pipeline delay | Conversion result available immediately after BUSY goes LOW - eliminates latency-induced phase errors in closed-loop control. |
| Factory-calibrated ac/dc specs | Guaranteed SNR (88 dB), THD (–96 dB), INL (±2 LSB), and gain/offset linearity - reduces system-level calibration effort. |
| Dual-voltage I/O support | OVDD accepts 2.7 V to 5.25 V - allows direct interfacing with 3 V or 5 V microcontrollers without level-shifting. |
| Temperature sensor output | TEMP pin provides 300 mV ±10 mV at 25°C with 1 mV/°C slope - enables on-chip thermal monitoring without external sensors. |
| Flexible serial clocking | Internal SCLK period adjustable from 25 ns to 280 ns via DIVSCLK pins - accommodates host processor timing constraints. |
Applications
| Medical Instrumentation | Spectrum Analysis |
|---|---|
Use Scenario: High-fidelity ECG/EEG front-end digitizing low-amplitude bio-signals with minimal harmonic distortion. IC Role / Device Role / Timing Role: Primary unipolar ADC capturing 0–2.5 V conditioned analog inputs at 500 kSPS with 88 dB S/(N+D) and no missing codes. Use Value: Enables accurate detection of sub-microvolt neural activity through guaranteed monotonicity and low THD (–96 dB). | Use Scenario: Real-time RF signal analysis requiring clean FFT bins and high SFDR for identifying weak adjacent-channel interference. IC Role / Device Role / Timing Role: Digitizer for IF-stage outputs in portable spectrum analyzers, leveraging 12 MHz input bandwidth and 96 dB SFDR. Use Value: Delivers >14-bit effective resolution (ENOB) at 20 kHz, preserving signal integrity for narrowband spectral discrimination. |
| Data Acquisition Systems | Battery-Powered Test Equipment |
Use Scenario: Modular DAQ modules acquiring multi-channel sensor data (pressure, temperature, strain) with synchronized sampling. IC Role / Device Role / Timing Role: Precision ADC with hardware-calibrated DC specs (±5 LSB zero error, ±0.08% FSE) for calibrated sensor readout. Use Value: Eliminates per-unit DC calibration by guaranteeing INL and DNL specs across temperature, reducing manufacturing cost. | Use Scenario: Handheld oscilloscopes or multimeters requiring extended runtime without sacrificing measurement fidelity. IC Role / Device Role / Timing Role: Low-power ADC operating at 1 kSPS (132 µW) with shutdown capability (PD pin) and internal reference stability. Use Value: Reduces active power by >99% during idle periods while retaining fast wake-up (<5 ms reference settling) for responsive user interaction. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7664BCPZ | Same 16-bit SAR core but rated for 250 kSPS; lower power (45 mW), wider input range (0–5 V), no internal reference. | Suitable for lower-speed, higher-voltage industrial sensing where external reference suffices. | Select when throughput <250 kSPS and system already provides stable 5 V reference. |
| ADS8860IDRCT | 16-bit, 1 MSPS SAR ADC with integrated reference (2.5 V, 10 ppm/°C), SPI-only interface, 1.8 V I/O compatible. | Better suited for ultra-low-power, high-density PCBs with mixed-voltage logic and no parallel bus requirement. | Choose for battery-powered designs needing faster sampling and lower OVDD voltage than AD7666ACP supports. |
Compared with AD7666ACP, AD7664BCPZ trades speed and integrated reference for lower cost and power in slower systems, while ADS8860IDRCT offers higher throughput and modern low-voltage compatibility at the expense of parallel interface flexibility and industrial temperature range.
Availability
AD7666ACP is available at Aetrix Electronics and suitable for medical instrumentation, spectrum analysis, data acquisition systems, and battery-powered test equipment requiring stable component supply across industrial temperature ranges.
Supply support for AD7666ACP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The AD7666ACP belongs to the PulSAR® family of precision SAR ADCs designed for applications demanding high resolution, excellent ac/dc accuracy, and flexible digital interfacing without pipeline latency.
FAQ
What is the maximum operating temperature range for the AD7666ACP?
The AD7666ACP is specified for operation from –40°C to +85°C. This industrial temperature range is guaranteed for all electrical parameters including INL (±2.0 LSB), S/(N+D) (88 dB), and reference drift (±15 ppm/°C). The device uses a thermally enhanced 48-lead LQFP package with exposed pad to maintain junction temperature within safe limits under full-load conditions. Extended temperature versions are not offered for the AD7666ACP.
Does the AD7666ACP require an external reference, or can it operate with its internal reference?
AD7666ACP can operate with either its internal 2.5 V reference or an external reference. When PDREF is driven LOW, the internal reference is enabled and provides 2.493 V to 2.507 V at 25°C with ±15 ppm/°C max drift. To use an external reference, PDREF must be held HIGH and a 2.3 V to (AVDD – 1.85 V) source applied to REFBUFIN. The internal buffer (enabled via PDBUF LOW) may be used with either reference source to improve drive capability.
How does the AD7666ACP handle simultaneous parallel and serial interface access?
The AD7666ACP does not support simultaneous parallel and serial interface access. Interface mode is selected exclusively by the SER/PAR pin: LOW configures the 16-bit parallel bus (D[0:15]), while HIGH reassigns D[7:11] to serial functions (SDOUT/SCLK/SYNC/RDERROR). Attempting concurrent access causes undefined behavior. Bus arbitration must be handled externally, and mode switching requires resetting the device via the RESET pin to ensure proper state initialization.
What is the significance of the BYTESWAP pin on the AD7666ACP?
The BYTESWAP pin on AD7666ACP controls byte ordering of the 16-bit parallel output. When BYTESWAP is LOW, D[7:0] carries the LSB byte and D[15:8] carries the MSB byte - standard little-endian alignment. When HIGH, byte order is swapped: D[7:0] outputs the MSB byte and D[15:8] outputs the LSB byte. This feature simplifies firmware integration with microcontrollers that expect specific byte alignment without requiring software bit manipulation, reducing CPU overhead in high-throughput acquisition systems.
Can the AD7666ACP's temperature sensor output be used for system-level thermal compensation?
Yes, the AD7666ACP's TEMP pin provides a calibrated analog voltage output (300 mV at 25°C, ±10 mV tolerance) with 1 mV/°C sensitivity, enabling direct system-level thermal compensation. Its output impedance is 4 kΩ, so a high-impedance ADC input or op-amp buffer is recommended for accurate reading. Used alongside the device's known thermal drift characteristics (e.g., ±1.4 ppm/°C full-scale error drift), the TEMP output allows real-time correction of gain/offset errors in precision measurement applications without adding discrete sensors.
AD7666ACP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- PulSAR®
- Package/Case:
- 48-VFQFN Exposed Pad, CSP
- Packaging:
- Bag
- Product Status:
- Obsolete
- Number of Bits:
- 16
- Sampling Rate (Per Second):
- 500k
- Number of Inputs:
- -
- Input Type:
- -
- Data Interface:
- -
- Configuration:
- -
- Ratio - S/H:ADC:
- -
- Number of A/D Converters:
- 1
- Architecture:
- -
- Reference Type:
- -
- Voltage - Supply, Analog:
- -
- Voltage - Supply, Digital:
- -
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 48-LFCSP-VQ (7x7)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD7666ACP FAQ
1.How can I place an order for AD7666ACP through Aetrix?
Please submit a Request for Quotation (RFQ) for AD7666ACP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD7666ACP reliable?
The price and inventory of AD7666ACP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD7666ACP is usually 5 days.
3.What payment methods are accepted for AD7666ACP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD7666ACP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD7666ACP?
AD7666ACP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD7666ACP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD7666ACP?
For technical support, including AD7666ACP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD7666ACP requirements.
6.How does Aetrix verify that AD7666ACP is sourced from the original manufacturer or authorized distributors?
All AD7666ACP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD7666ACP meets industry standards.
7.What is the process for return or replacement of AD7666ACP?
All AD7666ACP units undergo pre-shipment inspection (PSI). If there is an issue with AD7666ACP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD7666ACP part is unused and in its original packaging.
Return procedure for AD7666ACP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD7666ACP Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

