Analog Devices Inc. AD7667ASTZRL
- Part No.:
- AD7667ASTZRL
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 48-LQFP
- Datasheet:
-
AD7667ASTZRL.pdf
- Description:
- IC ADC 16BIT SAR 48LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,430
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD7667ASTZRL from Analog Devices is a 16-bit, 1 MSPS charge redistribution SAR analog-to-digital converter with integrated 2.5 V reference, unipolar 0 V to 2.5 V input range, and dual serial/parallel interface. It operates from a single 5 V supply and delivers ±2.0 LSB INL, 88 dB S/(N+D) at 20 kHz, and no missing codes-enabling high-accuracy data acquisition in medical instruments and battery-powered systems.
For engineers reviewing the AD7667ASTZRL datasheet, AD7667ASTZRL pinout, AD7667ASTZRL application, or AD7667ASTZRL equivalent, this page provides verified technical context, mode-specific throughput timing (Warp/Normal/Impulse), real-world interface compatibility (SPI/QSPI/MICROWIRE/DSP), internal reference drift (±15 ppm/°C max), and package-specific layout guidance for the 48-lead LQFP variant.
Technical Context
The AD7667ASTZRL implements a hardware-calibrated charge redistribution SAR architecture with on-chip error correction, eliminating pipeline delay and supporting three deterministic conversion modes: Warp (1 µs cycle, 1 MSPS), Normal (1.25 µs, 800 kSPS), and Impulse (1.5 µs, 666 kSPS with throughput-scaled power). Its internal 2.5 V reference exhibits ±15 ppm/°C max drift and supports external reference override via PDREF/PDBUF control.
Interface flexibility includes parallel 16-bit data bus with RD/CS/BUSY handshaking and 2-wire serial operation compatible with SPI/QSPI/MICROWIRE protocols-configurable via SER/PAR, OB/2C, and clock polarity/inversion pins (INVSCLK, INVSYNC). All digital I/O supports both 3 V and 5 V logic levels with defined VIH/VIL thresholds and load-dependent timing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 16-bit with no missing codes-guarantees monotonicity and full-scale code coverage for precision measurement. |
| Throughput Rate | 1 MSPS (Warp), 800 kSPS (Normal), 666 kSPS (Impulse)-enables trade-off between speed and power in real-time systems. |
| INL | ±2.0 LSB max (±0.0038% FSR)-ensures linearity-critical applications like medical diagnostics meet tight calibration requirements. |
| S/(N+D) | 88 dB min @ 20 kHz-supports clean digitization of audio-band and sensor signals without post-processing filtering. |
| Reference Voltage | 2.5 V ±7 mV @ 25°C, ±15 ppm/°C max drift-provides stable scaling for absolute voltage measurements across industrial temperature range. |
| Power Dissipation | 133 mW typ @ 1 MSPS with REF; 130 µW @ 1 kSPS without REF-enables ultra-low-power operation in battery-backed data loggers. |
| Analog Input Range | 0 V to 2.5 V unipolar-simplifies front-end design by eliminating level-shifting for grounded-sensor interfaces. |
Pinout & Package
The AD7667ASTZRL is housed in a 48-lead LQFP (ST-48) package with exposed pad, pin-compatible with AD7671 and AD7677. Thermal resistance θJA = 91°C/W enables operation up to +85°C ambient without forced airflow.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN, INGND, AGND | Analog signal path inputs | Isolated ground return and low-impedance input node for 0 V–2.5 V unipolar acquisition; requires separate analog ground plane routing. |
| REF, REFGND, REFBUFIN, PDREF, PDBUF | Reference subsystem | Configurable internal/external reference selection and buffering-PDREF LOW enables 2.5 V reference; PDBUF LOW activates internal buffer for improved PSRR. |
| CNVST, BUSY, RD, CS | Conversion control & handshaking | CNVST initiates sampling with sub-ns aperture jitter; BUSY indicates conversion completion; RD/CS enable parallel data readout with 12 ns setup/hold timing. |
| SER/PAR, OB/2C, WARP, IMPULSE | Functional mode configuration | SER/PAR selects interface type; OB/2C sets output format; WARP/IMPULSE pins set throughput/power operating point-no software register writes required. |
| D[0:15], SDOUT, SCLK, SYNC, RDC/SDIN | Data interface | Parallel D[0:15] outputs 16-bit result MSB-first; serial interface uses SDOUT/SCLK/SYNC with configurable clock polarity, frame sync, and daisy-chain capability via RDC/SDIN. |
Key Features
| Feature | Design Value |
|---|---|
| No pipeline delay | Immediate data availability after BUSY falls-enables deterministic real-time control loops without latency compensation. |
| Three-speed conversion modes | Hardware-selectable Warp/Normal/Impulse modes allow dynamic power/performance adaptation without firmware intervention. |
| Internal reference with low drift | 2.5 V reference with ±15 ppm/°C max drift eliminates need for external precision reference in cost-sensitive portable designs. |
| 5 V/3 V dual-voltage interface | OVDD pin accepts 2.7–5.25 V, enabling direct connection to 3 V microcontrollers or 5 V FPGAs without level shifters. |
| Factory-calibrated AC performance | Guaranteed 88 dB S/(N+D) and –96 dB THD at 20 kHz-reduces system-level validation effort for medical and test equipment. |
Applications
| Medical Instrumentation | Digital Signal Processing |
|---|---|
Use Scenario: High-fidelity ECG waveform capture in portable patient monitors with battery life constraints. IC Role / Device Role / Timing Role: Primary ADC digitizing conditioned analog biosignals at ≥1 kSPS with sub-LSB linearity. Use Value: 16-bit resolution and 88 dB S/(N+D) preserve diagnostic detail; Impulse mode cuts power to 130 µW at 1 kSPS for multi-day operation. | Use Scenario: Real-time spectral analysis in handheld spectrum analyzers using FFT-based algorithms. IC Role / Device Role / Timing Role: High-speed data acquisition front-end feeding FPGA-based DSP pipelines. Use Value: 1 MSPS Warp mode enables Nyquist-limited 500 kHz bandwidth; no missing codes ensures accurate histogram-based signal statistics. |
| Process Control Sensors | Battery-Powered Data Loggers |
Use Scenario: Precision temperature and pressure monitoring in industrial PLC I/O modules. IC Role / Device Role / Timing Role: Unipolar ADC interfacing with ratiometric bridge sensors and RTDs. Use Value: Internal 2.5 V reference with ±15 ppm/°C drift maintains calibration stability over –40°C to +85°C ambient without external compensation. | Use Scenario: Environmental parameter logging (voltage, current, humidity) in remote IoT nodes powered by coin cells. IC Role / Device Role / Timing Role: Low-duty-cycle ADC activated only during scheduled measurement bursts. Use Value: Power-down (PD pin) reduces quiescent current; 130 µW operation at 1 kSPS extends battery life to years in intermittent-read applications. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7671ASTZ | True bipolar input (±10 V), same 48-lead LQFP package and pinout; higher full-scale error (±0.1% vs. ±0.08%) | Requires external level-shifting for unipolar sensors; suited for motor control feedback with bidirectional current sensing | Select AD7671ASTZ only when true bipolar input range is mandatory; AD7667ASTZRL avoids external op-amps for 0–2.5 V sources. |
| AD7664ASTZ | 800 kSPS max throughput, 16-bit resolution, same reference and interface features; lower power (95 mW @ 800 kSPS) | Lacks Warp mode; insufficient for 1 MSPS real-time control but adequate for vibration monitoring at 500 kSPS | Choose AD7664ASTZ for cost-sensitive, lower-speed applications where 1 MSPS is unnecessary-reduces BOM count in multi-tier product families. |
Compared with AD7671ASTZ and AD7664ASTZ, the AD7667ASTZRL uniquely balances 1 MSPS unipolar acquisition, integrated low-drift reference, and hardware-mode selection-making it optimal for portable medical devices requiring both speed and battery efficiency without bipolar input overhead.
Availability
AD7667ASTZRL is available at Aetrix Electronics and suitable for medical instrumentation, battery-powered data loggers, and process control sensors requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for AD7667ASTZRL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets since 1965.
The AD7667ASTZRL belongs to the PulSAR® family of precision SAR ADCs designed specifically for high-throughput, low-latency data acquisition in space-constrained, power-sensitive applications where accuracy and reliability are non-negotiable.
FAQ
What is the maximum guaranteed integral nonlinearity (INL) for the AD7667ASTZRL?
The AD7667ASTZRL has a maximum guaranteed integral nonlinearity of ±2.0 LSB across its full operating temperature range (–40°C to +85°C). This specification ensures consistent measurement accuracy for precision applications such as medical diagnostics and process control. The AD7667ASTZRL achieves this performance through factory calibration and on-chip error correction circuitry, eliminating the need for system-level INL compensation.
Does the AD7667ASTZRL support both serial and parallel digital interfaces?
Yes, the AD7667ASTZRL supports both parallel and serial interfaces via the SER/PAR pin. In parallel mode, it outputs 16-bit data on D[0:15] with RD/CS/BUSY handshaking. In serial mode, it operates as SPI/QSPI/MICROWIRE-compatible master or slave using SDOUT/SCLK/SYNC signals. The AD7667ASTZRL's interface is voltage-flexible-OVDD accepts 2.7 V to 5.25 V-allowing direct connection to 3 V or 5 V host processors without level translation.
How does the AD7667ASTZRL manage power consumption across different sampling rates?
The AD7667ASTZRL scales power with throughput using three hardware-selectable modes: Warp (1 MSPS, 133 mW with REF), Normal (800 kSPS), and Impulse (666 kSPS, 87 mW with REF). At 1 kSPS in Impulse mode without reference, power drops to 130 µW. This behavior is implemented in analog circuitry-not firmware-so the AD7667ASTZRL automatically adjusts bias currents and clock gating based on WARP/IMPULSE pin states, enabling predictable energy-per-sample optimization.
Can the AD7667ASTZRL use an external reference instead of its internal 2.5 V reference?
Yes, the AD7667ASTZRL supports external reference operation via the PDREF and PDBUF pins. When PDREF is HIGH, the internal reference is disabled; when PDBUF is LOW, the internal buffer can condition an external reference applied to REFBUFIN. The AD7667ASTZRL accepts external references from 2.3 V to AVDD – 1.85 V (i.e., up to 3.15 V at AVDD = 5 V), allowing integration with ultra-low-drift external references for metrology-grade systems where the AD7667ASTZRL's ±15 ppm/°C internal drift is insufficient.
What package type and pin count does the AD7667ASTZRL use?
The AD7667ASTZRL uses a 48-lead LQFP (ST-48) package with exposed thermal pad, as indicated by the "ASTZ" suffix in the part number. It is pin-to-pin compatible with AD7671 and AD7677, enabling drop-in upgrades in existing layouts. The AD7667ASTZRL's LQFP footprint supports standard reflow profiles and provides accessible pins for probing critical signals including CNVST, BUSY, and REF-facilitating validation and debug in prototype systems.
AD7667ASTZRL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- PulSAR®
- Package/Case:
- 48-LQFP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 16
- Sampling Rate (Per Second):
- 1M
- Number of Inputs:
- 1
- Input Type:
- Pseudo-Differential
- Data Interface:
- SPI, Parallel, DSP
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 5V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 48-LQFP (7x7)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD7667ASTZRL FAQ
1.How can I place an order for AD7667ASTZRL through Aetrix?
Please submit a Request for Quotation (RFQ) for AD7667ASTZRL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD7667ASTZRL reliable?
The price and inventory of AD7667ASTZRL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD7667ASTZRL is usually 5 days.
3.What payment methods are accepted for AD7667ASTZRL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD7667ASTZRL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD7667ASTZRL?
AD7667ASTZRL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD7667ASTZRL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD7667ASTZRL?
For technical support, including AD7667ASTZRL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD7667ASTZRL requirements.
6.How does Aetrix verify that AD7667ASTZRL is sourced from the original manufacturer or authorized distributors?
All AD7667ASTZRL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD7667ASTZRL meets industry standards.
7.What is the process for return or replacement of AD7667ASTZRL?
All AD7667ASTZRL units undergo pre-shipment inspection (PSI). If there is an issue with AD7667ASTZRL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD7667ASTZRL part is unused and in its original packaging.
Return procedure for AD7667ASTZRL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD7667ASTZRL Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

